

HEWLETT-PACKARD
COMPUTER MAINTENANCE COURSE

STUDENTS WORKBOOK

HP 2116B/HP 2115A
CENTRAL PROCESSOR UNITS

(HP STOCK NO. 5950-8720)



-NOTICE-

The information contained in this manual is for training purposes only. Consult the Hewlett-Packard documentation supplied with the computer for current information concerning the specific computer system furnished.

The information contained in this publication may not be reproduced in any form without the expressed consent of the Hewlett-Packard Company.

COPYRIGHT HEWLETT-PACKARD COMPANY 1969
11000 Wolfe Road, Cupertino, California 95014 Area Code 408 257-7000 TWX 910-338-0221

HP Computer Museum
www.hpmuseum.net

For research and education purposes only.

AAF	=	A Addressable Flip-Flop
ADD	=	And Instruction Decoded
ADF	=	Add Function
ANF	=	AND Function
ASG	=	Alter Skip Group Instruction Decoded
BAF	=	B Addressable Flip-Flop
C0, C4, C8, C12, C16	=	Carry to Bits 0, 4, 8, 12, 16 respectively
CFF	=	Carry Flip-Flop Set Output
CL1	=	Clock 1 Flip-Flop Set Output
CL2	=	Clock 2 Flip-Flop Set Output
CLC	=	Clear Control
CLF	=	Clear Flag
<u>CMF</u>	=	Complement Function NOT
<u>CMFE</u>	=	Complement Function (Inst. Decoder) NOT
CMFH	=	Complement Function (EAU)
CPR	=	Compare Instruction Decoded
CRS	=	Control Reset to I/O
CTFF	=	Control FF Set Output
DMS	=	Display Memory Switch
EFF	=	Extend FF Set Output
E. IND.	=	Extend Indicator
EIR	=	Enable Instruction Register
ENF	=	Enable Flag
<u>EOF</u>	=	Exclusive OR Function NOT
<u>EOFE</u>	=	Exclusive OR Function (Inst. Decoder) NOT
EOFH	=	Exclusive OR Function (EAU)
EPH	=	Enable Phase
ESR	=	Enable Service Request
FBFF	=	Flag Buffer FF Set Output
FLFF	=	Flag FF Set Output
FLG0	=	Flag from Group 0
FLG1	=	Flag From Group 1
FLG2	=	Flag From Group 2



FLG3	=	Flag From Group 3
HIN	=	Halt Instruction
HIS	=	Hold Interrupt System
HLS	=	Halt Switch
$\overline{\text{HLS}}$	=	Halt Switch NOT
HLSFF	=	Halt Switch FF Set Output
IAK	=	Interrupt Acknowledge
ICFF	=	Interrupt Control FF Set Output
IEN(6)	=	Interrupt Enable (6)
IEN(10)	=	Interrupt Enable (10)
IEN(20)	=	Interrupt Enable (Group 20)
IIR	=	Inhibit Instruction Register
ILS	=	Instruction Loop Switch
INT	=	Interrupt
IOBI0-16	=	I/O Bus Input Bits 0 thru 16
IOCO	=	I/O Control, Output
$\overline{\text{IOF}}$	=	Inclusive OR Function NOT
IOG	=	I/O Instruction Decoded
IOGE	=	I/O Instruction Decoded (Buffered thru Power Fail)
IOGE(B)	=	I/O Instruction Decoded (Buffered thru Power Fail and I/O Control)
IOI	=	I/O Input
IOO	=	I/O Output
IOS	=	I/O Switch Address
$\overline{\text{IR15}}$	=	I Register Bit 15 NOT
IRQ1-17	=	Interrupt Request Units 1-17
IRQFF	=	Interrupt Request FF Set Output
ISEFF	=	Interrupt System Enable FF Set Output
ISG	=	Inhibit Strobe Generator
ISR	=	Input Switch Register
ISZ	=	Increment and Skip if Zero
ITFF	=	Interrupt Timing FF Set Output
JMP	=	Jump Instruction Decoded
JSB	=	Jump Subroutine Instruction Decoded
LADS	=	Load Address Switch

LAS	=	Load A Switch
LBS	=	Load B Switch
LMS	=	Load Memory Switch
LOD	=	Load Instruction Decoded
LPS	=	Loader Protection Switch
M \emptyset -14	=	Memory Address Bits \emptyset thru 14
MAC	=	Macro Instruction Decoded
MIT	=	Memory Inhibit Timing
MMD13	=	Memory Module Decoder Bit 13
MMD14	=	Memory Module Decoder Bit 14
MNS	=	Memory Normal Switch
MPT	=	Memory Protect
MPT \emptyset	=	Memory Protect \emptyset
MPT1	=	Memory Protect 1
MPT2	=	Memory Protect 2
MPT3	=	Memory Protect 3
MPT4	=	Memory Protect 4
MR \emptyset -13	=	M Register Bits \emptyset thru 13
$\overline{\text{MR}\emptyset-12}$	=	M Register Bits \emptyset thru 12 NOT
MRT	=	Memory Read Timing
MST	=	Memory Strobe Time
MTE	=	Memory Timing Enable
MWL	=	Memory Write Level
MWT	=	Memory Write Time
$\overline{\text{OPO}}$	=	One Phase Operation NOT
OVFF	=	Overflow FF Set Output
OVF. IND.	=	Overflow Indicator
P123	=	Phase 1, 2 or 3
P123G	=	Phase 1, 2 or 3 (Buffered)
PEH	=	Parity Error Halt
PEI	=	Parity Error Interrupt
PH1	=	Phase 1
PH2	=	Phase 2
PH3	=	Phase 3
PH4	=	Phase 4

$\overline{\text{PH5}}$	=	Phase 5 NOT
PH1FF	=	Phase 1 FF Set Output
PH2FF	=	Phase 2 FF Set Output
PH3FF	=	Phase 3 FF Set Output
PH4FF	=	Phase 4 FF Set Output
PIND	=	Power Indicator
PNS	=	Phase Normal Switch
POFP	=	Power On/Off Pulse
PON	=	Power On Normal
POPIO	=	Power On Pulse I/O
POPIO(B)	=	Power On Pulse I/O (Buffered)
PRH5	=	Priority High Unit 5
PRH6	=	Priority High Unit 6
PRH1 \emptyset -3 \emptyset	=	Priority High Units 1 \emptyset thru 3 \emptyset
PRL4	=	Priority Low Unit 4
PRL5	=	Priority Low Unit 5
PRS	=	Preset Switch
$\overline{\text{PRS}}$	=	Preset Switch NOT
PRSFF	=	Preset FF Set Output
PSO	=	Power Supply On
RARB	=	Read A Register to the R Bus
RB \emptyset -15	=	R Bus Bit \emptyset -15
RBRB	=	Read B Register to the R Bus
RF1	=	Run 1 FF
$\overline{\text{RF2}}$	=	Run 2 Flip-Flop NOT
$\overline{\text{RL4}}$	=	Rotate Left 4 Bits NOT
$\overline{\text{RL4}}$	=	Rotate Left to Least Significant Bit NOT
RMSB	=	Read M Register to S Bus
RNS	=	Run Switch
$\overline{\text{RNS}}$	=	Run Switch NOT
RPB	=	Reset Parity Bit
RPE	=	Reset Parity Error
RPRB	=	Read P Register to R Bus
$\overline{\text{RRS}}$	=	Rotate Right to Sign Bit NOT
RSM (6-9) (ISM)	=	Reset M Register Bits 6-9 (Interrupt Store in M Register)

RSM (10-15)	=	Reset M Register Bits 10-15
RST	=	Reset the T Register
RTSB	=	Read T Register to S Bus
S1FF	=	Step 1 FF Set Output
S2FF	=	Step 2 FF set Output
SB0-15	=	S Bus Bit 0-15
SC	=	Select Code
SCL(0)-(7)	=	Select Code Least Significant 0 thru 7
SCM(0)-(7)	=	Select Code Most Significant 0 thru 7
SCS	=	Single Cycle Switch
SEO	=	Switch Exclusive OR
SFC	=	Skip if Flag Clear
SFS	=	Skip if Flag Set
SIR	=	Service Interrupt Request
SKF	=	Skip on Flag
<u>SL14</u>	=	Shift Left Bit 14 NOT
<u>SL14E</u>	=	Shift Left Bit 14 (Shift Logic) NOT
SL14H	=	Shift Left Bit 14 (EAU)
<u>SLM</u>	=	Shift Left Magnitude NOT
<u>SLME</u>	=	Shift Left Magnitude (Shift Logic)
SLMH	=	Shift Left Magnitude (EAU)
SRA0-77	=	Service Request Address Unit 0-77
SRG	=	Shift Rotate Group Instruction Decoded
<u>SRM</u>	=	Shift Right Magnitude NOT
<u>SRME</u>	=	Shift Right Magnitude (Shift Logic) NOT
SRMH	=	Shift Right Magnitude (EAU)
SRQ10-27	=	Service Request Units 10 thru 27
ST0-16	=	Sense Amp Output Bits 0 thru 16
STBA	=	Store T Bus in A Register
STBB	=	Store T Bus in B Register
STBT	=	Store T Bus in T Register
STC	=	Set Control
STF	=	Set Flag
STM(0-5), (0-9) (10-11), (12-15)	=	Store M Register Bits 0-5, 0-9, 10-11, 12-15 respectively

STP(\emptyset -9), (1 \emptyset -11) (12-15)	=	Store P Register Bits \emptyset -9, 1 \emptyset -11, 12-15 respectively
STR	=	Store Instruction Decoded
SWSA	=	Switch Store in A Register
SWSB	=	Switch Store in B Register
SWSM	=	Switch Store in M Register
SWSP	=	Switch Store in P Register
SWST	=	Switch Store in T Register
T \emptyset -7	=	Time \emptyset thru 7
T3(B)	=	Time 3 (Buffered)
T7S	=	Time 7 with Strobe
T \emptyset T1	=	Time Period T \emptyset thru T1
T1T2	=	Time Period T1 thru T2
T3T4	=	Time Period T3 thru T4
T4T5	=	Time Period T4 thru T5
T6T7	=	Time Period T6 thru T7
TAN1	=	T Bus ANDED Bits 0-3
TAN2	=	T Bus ANDED Bits 4-7
TAN3	=	T Bus ANDED Bits 8-11
TAN4	=	T Bus ANDED Bits 12-15
TB \emptyset -15	=	T Bus Bits \emptyset thru 15
TR \emptyset -15	=	T Register Bits \emptyset thru 15
$\overline{\text{TR}\emptyset\text{-15}}$	=	T Register Bits \emptyset thru 15 NOT
TR \emptyset (B)	=	T Register Bit \emptyset (Buffered)
TR2(B)	=	T Register Bit 2 (Buffered)
TS	=	Time Strobe
TSA	=	Time Strobe A
TTK	=	Memory Extender Present
Y \emptyset /1	=	Y Driver/Switch \emptyset /1 Select
Y2/3	=	Y Driver/Switch 2/3 Select

HP 2116B Equation Summary

$$\begin{aligned}
 \text{AAF} &= \text{TAN1} \cdot \overline{\text{TB14}} [\text{TAN2} \cdot \text{TAN3} (\overline{\text{TB12}} \cdot \overline{\text{TB13}})] (\text{T0} \cdot \text{P123G}) \\
 \text{ADD} &= \text{IR14} (\text{EIR} \cdot \overline{\text{IR12}} \cdot \overline{\text{IR13}}) \\
 \text{ADF} &= (\text{ASG} \cdot \text{T4T5}) + [\text{T1T2} (\text{JSB} \cdot \text{PH3})] + [\text{ADD} + \text{ISZ} (\text{PH3} \cdot \text{T3T4})] \\
 &\quad + (\text{PH4} \cdot \text{T3T4}) + (\text{P123} \cdot \text{T6T7}) \\
 \text{ANF} &= \overline{\text{IR11}} (\text{PH3} \cdot \text{T3T4}) (\text{EIR} \cdot \overline{\text{IR14}} \cdot \overline{\text{IR13}} \cdot \text{IR12}) \\
 \text{ASG} &= \text{IR10} [\overline{\text{IR15}} (\text{PH1} \cdot \overline{\text{IR14}} (\overline{\text{IR12}} \cdot \overline{\text{IR13}} \cdot \text{EIR}))] \\
 \text{BAF} &= \text{TB0} (\text{T0} \cdot \text{P123G}) [\overline{\text{TB14}} \cdot \overline{\text{TB2}} (\overline{\text{TB3}} \cdot \overline{\text{TB1}})] [\text{TAN2} \cdot \text{TAN3} (\overline{\text{TB12}} \cdot \overline{\text{TB13}})] \\
 \text{C0} &= \text{CFF} \cdot \text{T6T7} \\
 \text{C1} &= (\text{RB0} \cdot \text{SB0}) + (\text{RB0} \cdot \text{C0}) + (\text{SB0} \cdot \text{C0}) \\
 \text{C2} &= (\text{RB1} \cdot \text{SB1}) + (\text{RB1} \cdot \text{C1}) + (\text{SB1} \cdot \text{C1}) \\
 \text{C3} &= (\text{RB2} \cdot \text{SB2}) + (\text{RB2} \cdot \text{C2}) + (\text{SB2} \cdot \text{C2}) \\
 \text{C4} &= (\text{RB3} \cdot \text{SB3}) + (\text{RB3} \cdot \text{C3}) + (\text{SB3} \cdot \text{C3}) \\
 \text{C5} &= (\text{RB4} \cdot \text{SB4}) + (\text{RB4} \cdot \text{C4}) + (\text{SB4} \cdot \text{C4}) \\
 \text{C6} &= (\text{RB5} \cdot \text{SB5}) + (\text{RB5} \cdot \text{C5}) + (\text{SB5} \cdot \text{C5}) \\
 \text{C7} &= (\text{RB6} \cdot \text{SB6}) + (\text{RB6} \cdot \text{C6}) + (\text{SB6} \cdot \text{C6}) \\
 \text{C8} &= (\text{RB7} \cdot \text{SB7}) + (\text{RB7} \cdot \text{C7}) + (\text{SB7} \cdot \text{C7}) \\
 \text{C9} &= (\text{RB8} \cdot \text{SB8}) + (\text{RB8} \cdot \text{C8}) + (\text{SB8} \cdot \text{C8}) \\
 \text{C10} &= (\text{RB9} \cdot \text{SB9}) + (\text{RB9} \cdot \text{C9}) + (\text{SB9} \cdot \text{C9}) \\
 \text{C11} &= (\text{RB10} \cdot \text{SB10}) + (\text{RB10} \cdot \text{C10}) + (\text{SB10} \cdot \text{C10}) \\
 \text{C12} &= (\text{RB11} \cdot \text{SB11}) + (\text{RB11} \cdot \text{C11}) + (\text{SB11} \cdot \text{C11}) \\
 \text{C13} &= (\text{RB12} \cdot \text{SB12}) + (\text{RB12} \cdot \text{C12}) + (\text{SB12} \cdot \text{C12}) \\
 \text{C14} &= (\text{RB13} \cdot \text{SB13}) + (\text{RB13} \cdot \text{C13}) + (\text{SB13} \cdot \text{C13}) \\
 \text{C15} &= (\text{RB14} \cdot \text{SB14}) + (\text{RB14} \cdot \text{C14}) + (\text{SB14} \cdot \text{C14}) \\
 \text{C16} &= (\text{RB15} \cdot \text{SB15}) + (\text{RB15} \cdot \text{C15}) + (\text{SB15} \cdot \text{C15}) \\
 \text{CFF} &= \text{ASG} \left\{ [\overline{\text{TR0}} (\text{TAN1} \cdot \text{TAN2} \cdot \text{TAN3} \cdot \text{TAN4} \cdot \text{T5}) + (\text{TR4} \cdot \text{T4} \cdot \overline{\text{RB15}}) + \right. \\
 &\quad (\text{TR3} \cdot \text{T4} \cdot \overline{\text{RB0}}) + (\text{TR5} \cdot \text{T3} \cdot \overline{\text{EFF}})] + \\
 &\quad [\text{TR0} [(\overline{\text{TAN1}} \cdot \overline{\text{TAN2}} \cdot \overline{\text{TAN3}} \cdot \overline{\text{TAN4}} \cdot \overline{\text{T5}}) \cdot \\
 &\quad (\overline{\text{TR4}} \cdot \overline{\text{T4}} \cdot \overline{\text{RB15}}) \cdot (\overline{\text{TR3}} \cdot \overline{\text{T4}} \cdot \overline{\text{RB0}}) \cdot \\
 &\quad (\overline{\text{TR5}} \cdot \overline{\text{T3}} \cdot \overline{\text{EFF}})] [\overline{\text{TR1}} \cdot \overline{\text{TR3}} \cdot \text{T5} (\overline{\text{TR4}} + \overline{\text{TR5}}) + \\
 &\quad (\overline{\text{TR1}} \cdot \text{T5}) + (\overline{\text{TR4}} \cdot \overline{\text{T4}}) + (\overline{\text{TR5}} \cdot \overline{\text{T3}})]] \left. \right\} + \\
 &\quad [\text{T4} \cdot \text{PH3} \cdot \text{CPR} (\overline{\text{TAN1}} \cdot \overline{\text{TAN2}} \cdot \overline{\text{TAN3}} \cdot \overline{\text{TAN4}})] + \\
 &\quad (\text{T4} \cdot \text{PH3} \cdot \text{ISZ} \cdot \text{C16}) + \\
 &\quad (\text{T4} \cdot \text{SKF}) + \\
 &\quad (\text{TR3} \cdot \text{SRG} \cdot \overline{\text{RB0}} \cdot \text{T4})
 \end{aligned}$$



$CL1 = CF1 \cdot CF2$
 $CL2 = CF1 \cdot \overline{CF2}$
 $CLC = TR11 [T4 \cdot IOG (TR6 \cdot TR7 \cdot TR8)]$
 $CLF = TR9 (T4 \cdot IOG)$
 $CMF = [ASG \cdot T3(TR9)] + [PH4 (T1T2 + T5)]$
 $CPR = EIR \cdot IR14 \cdot \overline{IR13} \cdot IR12$
 $CRS = POPIO + [CLC (IOG \cdot SCM\emptyset \cdot SCL\emptyset)]$
 $CTFF = STC \cdot SC$ Typical Interface
 $\overline{CTFF} = CRS + (CLC \cdot SC)$ Typical Interface
 $DMS = \overline{RF2} \cdot DISPLAY MEMORY SW \cdot \overline{POFP}$
 $EFF = [C16 (TR2B \cdot ASG \cdot T5) + (T4 \cdot PH3 \cdot ADD)] +$
 $[R15B (SRG (TR\emptyset \cdot TR1 \cdot TR2) + (TR6 \cdot TR7 \cdot TR8))] +$
 $(\overline{TR6} \cdot TR7 \cdot T3 \cdot ASG) + (TR6 \cdot TR7 \cdot ASG \cdot T3) +$
 $[RB\emptyset B (SRG (TR\emptyset \cdot \overline{TR1} \cdot TR2) + (TR6 \cdot \overline{TR7} \cdot TR8))]$
 $\overline{EFF} = [\overline{RB\emptyset} (SRG (TR\emptyset \cdot \overline{TR1} \cdot TR2) + (TR6 \cdot \overline{TR7} \cdot TR8))] +$
 $[\overline{RB15} (SRG (TR\emptyset \cdot TR1 \cdot TR2) + (TR6 \cdot TR7 \cdot TR8))] +$
 $(ASG \cdot T3 \cdot TR7 \cdot \overline{TR6}) + (SRG \cdot T4 \cdot TR5) +$
 $(ASG \cdot TR6 \cdot \overline{TR7} \cdot T3)$
 $EIR = \overline{IIR} [PH3 + (\overline{DMS} \cdot \overline{LMS})]$
 $ENF = T2$ (Buffered)
 $EOF = (T2 \cdot SEO) + (P123 \cdot T\emptyset T1) +$
 $(PH3 \cdot T3T4) [(\overline{IR11} \cdot XOR) + LOD + CPR + JSB] +$
 $[\overline{TR9} (ASG \cdot T3)] + [IR12 \cdot \overline{CPR} (PH3 \cdot T5)] +$
 $(STR + PH3 \cdot T2)$
 $EPH = \overline{PH5} \cdot \overline{IIR}$
 $ESR = ICFF (\overline{POPIO} \cdot \overline{ISEFF} \cdot \overline{HIS})$
 $FBFF = POPIO + (STF \cdot SC) + EOF$ Typical Interface
 $\overline{FBFF} = (CLF \cdot SC) + (IAK \cdot IRQFF)$ Typical Interface
 $FLFF = ENF \cdot FBFF$ Typical Interface
 $\overline{FLFF} = CLF \cdot SC$ Typical Interface
 $HIN = IOG (\overline{TR8} \cdot \overline{TR7} \cdot \overline{TR6})$
 $HLS = HALT SW.$
 $\overline{HLS} = \overline{HALT SW.} + POFP$
 $IAK = ICFF (T1 \cdot PH1)$
 $ICFF = \overline{ITFF}$
 $\overline{ICFF} = CRS + (PH4 \cdot T3B) + [\overline{PH5} (T5 \cdot IOGE (STC + CLC + STF + CLF))]$

IEN6 = ISEFF
 IEN1 \emptyset = PRH1 \emptyset · ISEFF
 IEN2 \emptyset = IEN6 (PRH1 \emptyset · PRL17)
 INT = ESR (FLG \emptyset + FLG1 + FLG2 + FLG3)
 IOBO \emptyset -15= IOCO · RB \emptyset -15
 IOCO = $\overline{\text{TR6}}$ · TR7 · TR8 (IOG · T4T5)
 IOF = (IOG · T4T5) + [$\overline{\text{IR11}}$ ($\overline{\text{IR14}}$ · $\overline{\text{IR13}}$ · $\overline{\text{IR12}}$) (PH3 · T3T4)]
 IOG = IR1 \emptyset [IR15 (PH1 · $\overline{\text{IR14}}$ (EIR · $\overline{\text{IR12}}$ · $\overline{\text{IR13}}$))]
 IOGE = IOG · $\overline{\text{MPC}}$
 IOI = [(T4T5 · IOG) ($\overline{\text{TR7}}$ (IOG · TR8))] + (SEO · T2)
 IOO = T3T4 ($\overline{\text{TR6}}$ · TR7 · TR8)
 IOS = IOG · SCM \emptyset · SCL1
 IRQFF = SIR · PRH · FBFF (FLFF · IEN · CTFF)
 $\overline{\text{IRQFF}}$ = ENF
 ISEFF = STF (SCM \emptyset · SCL \emptyset · IOG)
 $\overline{\text{ISEFF}}$ = CLF (SCM \emptyset · SCL \emptyset · IOG)
 ISR = SEO + [IOS ($\overline{\text{TR7}}$ (IOG · TR8))]
 ISZ = IR11 (EIR · IR12 · IR13 · $\overline{\text{IR14}}$)
 ITFF = STM 12-15
 JMP = IR11 (EIR · $\overline{\text{IR12}}$ · IR13 · $\overline{\text{IR14}}$)
 JSB = IR11 (EIR · IR12 · $\overline{\text{IR13}}$ · $\overline{\text{IR14}}$)
 LADS = LOAD ADDRESS SW · $\overline{\text{RF2}}$ · $\overline{\text{POFP}}$
 LAS = LOAD A SW · $\overline{\text{RF2}}$ · $\overline{\text{POFP}}$
 LBS = LOAD B SW · $\overline{\text{RF2}}$ · $\overline{\text{POFP}}$
 LMS = LOAD MEMORY SW · $\overline{\text{RF2}}$ · $\overline{\text{POFP}}$
 LOD = $\overline{\text{IR12}}$ (EIR · IR13 · IR14)
 MAC = $\overline{\text{IR10}}$ [IR15 ($\overline{\text{IR14}}$ · PH1 (EIR · $\overline{\text{IR12}}$ · $\overline{\text{IR13}}$))]
 MIT = MTE { (T4T5 ($\overline{\text{PH3}}$ · ISZ)) +
 (T3T4 · CF2 ($\overline{\text{PH3}}$ · ISZ)) +
 (T5T6 · CF2 (PH3 · ISZ)) +
 (PH3 · ISZ) [(S67 (PH3 · ISZ) ($\overline{\text{T0T1}}$ · $\overline{\text{T6T7}}$)) +
 (T5T6 · $\overline{\text{T4T5}}$ (PH3 · ISZ))] }

$$\begin{aligned}
\text{MPT} &= \text{LPS} \cdot \text{M6} \cdot \text{M7} \cdot \text{M8} \cdot \text{M9} \cdot \text{M10} \cdot \text{M11} \\
&\quad [(\text{M12} \cdot \text{M14} \cdot \text{TTK} \cdot \text{MPT1} \cdot \text{MPT2}) + \\
&\quad (\text{M12} \cdot \overline{\text{M13}} \cdot \overline{\text{M14}} \cdot \text{MPT1} \cdot \overline{\text{MPT2}}) + \\
&\quad (\text{M12} \cdot \text{M13} \cdot \overline{\text{M14}} \cdot \overline{\text{MPT3}}) + \\
&\quad (\text{M12} \cdot \text{M13} \cdot \text{M14} \cdot \text{MPT3} \cdot \overline{\text{MPT4}}) + \\
&\quad (\text{M12} \cdot \text{M13} \cdot \text{M14} \cdot \text{TTK} \cdot \text{MPT4})] \\
\text{MRT} &= \text{MTE} [\text{T0} + (\text{T0T1} \cdot \overline{\text{CF2}}) + (\text{T1T2} \cdot \text{CF2})] \\
\text{MST} &= [\text{T2}(\text{MRT} + (\text{MTE} \cdot \overline{\text{CF1}}))] \quad [(\overline{\text{LMS} + \text{ISG}}) (\overline{\text{AAF} + \text{BAF}}) \\
&\quad (\text{PH3} (\overline{\text{JSB} + \text{STR}}))] \\
\text{MTE} &= \text{P123B} \cdot \overline{\text{MPT}} (\text{MNS}) \\
\text{MWL} &= (\text{PH3} \cdot \text{ISZ}) + [(\text{LMS} + \text{ISG}) + (\text{AAF} + \text{BAF}) + (\text{PH3} + (\text{JSB} + \text{STR}))] \\
\text{MWT} &= \text{MTE} [(\text{S67} (\text{PH3} \cdot \text{ISZ}) (\overline{\text{T0T1}} \cdot \overline{\text{T6T7}})) + \\
&\quad (\text{T5T6} \cdot \overline{\text{T4T5}} (\text{PH3} \cdot \text{ISZ})) + (\text{T4T5} (\overline{\text{PH3}} \cdot \overline{\text{ISZ}}))] \\
\text{OPO} &= \overline{\text{IR14}} \cdot \text{PH1} (\text{EIR} \cdot \overline{\text{IR12}} \cdot \overline{\text{IR13}}) \\
\overline{\text{OPO}} &= \text{IR14} + \overline{\text{PH1}} + (\overline{\text{EIR}} + \text{IR12} + \text{IR13}) \\
\text{OVFF} &= (\text{STF} \cdot \text{IOS}) + [(\text{ADD} \cdot \text{PH3} \cdot \text{T4}) + (\text{TR2B} \cdot \text{ASG} \cdot \text{T5}) \cdot \\
&\quad (\text{TR15} \cdot \overline{\text{RB15}} \cdot \overline{\text{SB15}}) + (\text{SB15} \cdot \text{RB15B} \cdot \overline{\text{TB15}})] \\
\overline{\text{OVFF}} &= \text{CLF} \cdot \text{IOS} \\
\text{P123} &= (\text{PH1FF} + \text{PH2FF} + \text{PH3FF}) (\text{RF2} \cdot \text{EPH}) \\
\text{PH1} &= (\text{PH1FF} (\text{RF2} \cdot \text{EPH})) \\
\text{PH1FF} &= (\text{JMP} \cdot \text{PH2} \cdot \overline{\text{TR15}} \cdot \overline{\text{PH4FF}}) + \\
&\quad (\overline{\text{PH4FF}} \cdot \text{PH3}) + \\
&\quad (\text{PRSFF} + \text{POFP}) + \\
&\quad (\text{PH4}) \\
\overline{\text{PH1FF}} &= \text{PH2FF} + \text{PH3FF} + \text{PH4FF} \\
\text{PH2} &= \text{PH2FF} (\text{RF2} \cdot \text{EPH}) \\
\text{PH2FF} &= (\text{TR15} \cdot \text{PH1} \cdot \overline{\text{PH4FF}} \cdot \overline{\text{OPO}}) + (\text{PH2} \cdot \text{TR15}) \\
\overline{\text{PH2FF}} &= \text{PH1FF} + \text{PH3FF} + \text{PH4FF} \\
\text{PH3} &= \text{PH3FF} (\text{RF2} \cdot \text{EPH}) \\
\text{PH3FF} &= (\overline{\text{OPO}} \cdot \text{PH1} (\overline{\text{TR15}} \cdot \overline{\text{PH4FF}} \cdot \overline{\text{JMP}})) + \\
&\quad (\text{PH2} (\overline{\text{TR15}} \cdot \overline{\text{PH4FF}} \cdot \overline{\text{JMP}})) + \\
&\quad [(\text{LMS} + \text{DMS}) (\text{S1FF} \cdot \overline{\text{S2FF}})] \\
\overline{\text{PH3FF}} &= \text{PH1FF} + \text{PH2FF} + \text{PH4FF}
\end{aligned}$$

$PH4 = PH4FF(RF2 \cdot EPH)$
 $PH4FF = [INT \cdot RUN1 (\overline{JSB} \cdot \overline{JMP})] +$
 $(RUN1 \cdot INT \cdot \overline{IR15})$
 $\overline{PH4FF} = PH1FF$
 $POPIO = T5 (PRSFF + POFP)$
 $PRS = PRESET SW \cdot \overline{RF2}$
 $\overline{PRS} = \overline{PRESET SW} + POFP$
 $RARB = AAF [(\overline{JSB} \cdot \overline{PH3}) (P123 \cdot T1)] +$
 $\overline{IR11} \left\{ [(\overline{PH3} \cdot \overline{IR14} \cdot \overline{IR11} \cdot EIR) (PH3 \cdot T3T4)] + \right.$
 $[CPR (PH3 \cdot T3T4)] +$
 $[ADD (PH3 \cdot T3T4)] +$
 $[(T3) + (T4T5) (SRG + (IOG \cdot \overline{TR6}))] +$
 $[\overline{TR8} (ASG \cdot T3)] +$
 $(STR \cdot PH3 \cdot T2) +$
 $(ASG \cdot T4T5) \left. \right\}$
 $RB\emptyset = RARB (AR\emptyset) +$
 $RBRB (BR\emptyset) +$
 $RPRB (PR\emptyset) +$
 $ISZ (PH3 \cdot T3T4)$
 $RB1-15 = RARB (AR1-15) +$
 $RBRB (BR1-15) +$
 $RPRB (PR1-15)$
 $RBRB = BAF [(\overline{JSB} \cdot \overline{PH3}) (P123 \cdot T1)] +$
 $\overline{IR11} \left\{ [(\overline{PH3} \cdot \overline{IR14} \cdot \overline{IR11} \cdot EIR) (PH3 \cdot T3T4)] + \right.$
 $[CPR (PH3 \cdot T3T4)] +$
 $[ADD (PH3 \cdot T3T4)] +$
 $[(T3) + (T4T5) (SRG + (IOG \cdot \overline{TR6}))] +$
 $[\overline{TR8} (ASG \cdot T3)] +$
 $(STR \cdot PH3 \cdot T2) +$
 $(ASG \cdot T4T5) \left. \right\}$
 $RF1 = RNS (S1FF \cdot \overline{S2FF}) \cdot T5$
 $\overline{RF1} = HLSFF + T5 (PEH + HIN)$
 $RF2 = (S1FF \cdot S2FF) T7S$
 $\overline{RF2} = PRSFF + POFP + \overline{RF1} (T7S)$
 $RL4 = SRG [(TR\emptyset \cdot TR1 \cdot TR2) + (TR6 \cdot TR7 \cdot TR8)]$

RLL = SRG $[(\overline{TR0} \cdot TR1 \cdot \overline{TR2}) + (\overline{TR6} \cdot TR7 \cdot \overline{TR8})]$
RMSB = $(T0 \cdot P123) + [T3T4(PH3 \cdot JSB)]$
RNS = RUN SW $\cdot \overline{POFP}$
 \overline{RNS} = $\overline{RUN SW} + POFP$
RPB = P123B $\cdot T0 \cdot TS$
RPE = PRSFF + POFP
RPRB = $(PH4 \cdot T3T4) + (PH3 \cdot T6T7) +$
 $(OPO \cdot T6T7) + [T1T2 (JSB \cdot PH3)] +$
 $[PH4 (T1T2 + T5)]$
RRS = SRG $[(TR0 \cdot TR1 \cdot \overline{TR2}) + (TR6 \cdot TR7 \cdot \overline{TR8})]$
RSM6-9 = T7 $\cdot PH4$
RSM10-15 = RSM6-9 + $[(TS \cdot PH1 \cdot \overline{IR10} \cdot \overline{OPO}) T7]$
RST = TS $(T0 \cdot P123)$
RTSB = EIR $\cdot \overline{JSB} (PH3 \cdot T3T4) +$
 $T6T7 [PH2 + (PH1 \cdot \overline{OPO})] +$
 $CPR \cdot IR12 (PH3 \cdot T5)$
S1FF = T2 (RNS + SCS + LMS + DMS)
S2FF = S1FF $\cdot T1$
SB0 = $(RMSB \cdot MR0) + (RTSB \cdot TR0) +$
 $(IOI \cdot IOBI0) +$
 $(\overline{T6T7} \cdot \overline{ILS}) \left\{ [(PH4 \cdot T3T4) + (PH3 \cdot T6T7) +$
 $(OPO \cdot T6T7)] +$
 $[T1T2 (PH3 \cdot JSB)] +$
 $[TR2 (ASG \cdot T4T5)] \right\}$
SB1-15 = $(RMSB \cdot MR1-15) +$
 $(RTSB \cdot TR1-15) +$
 $(IOI \cdot IOBI 1-15)$
SCL0 = $\overline{TR0} \cdot \overline{TR1} \cdot \overline{TR2} \cdot \overline{PH5}$
SCL1 = $\overline{TR0} \cdot \overline{TR1} \cdot \overline{TR2} \cdot \overline{PH5}$
SCL2 = $\overline{TR0} \cdot TR1 \cdot \overline{TR2} \cdot \overline{PH5}$
SCL3 = $TR0 \cdot TR1 \cdot \overline{TR2} \cdot \overline{PH5}$
SCL4 = $\overline{TR0} \cdot \overline{TR1} \cdot TR2 \cdot \overline{PH5}$
SCL5 = $TR0 \cdot \overline{TR1} \cdot TR2 \cdot \overline{PH5}$

SCL6 = $\overline{TR0} \cdot TR1 \cdot TR2 \cdot \overline{PH5}$
 SCL7 = $TR0 \cdot TR1 \cdot TR2 \cdot \overline{PH5}$
 SCM0 = $\overline{TR3} \cdot \overline{TR4} \cdot \overline{TR5} \cdot \overline{PH5}$
 SCM1 = $TR3 \cdot \overline{TR4} \cdot \overline{TR5} \cdot \overline{PH5}$
 SCM2 = $\overline{TR3} \cdot TR4 \cdot \overline{TR5} \cdot \overline{PH5}$
 SCM3 = $TR3 \cdot TR4 \cdot \overline{TR5} \cdot \overline{PH5}$
 SCM4 = $\overline{TR3} \cdot \overline{TR4} \cdot TR5 \cdot \overline{PH5}$
 SCM5 = $TR3 \cdot \overline{TR4} \cdot TR5 \cdot \overline{PH5}$
 SCM6 = $\overline{TR3} \cdot TR4 \cdot TR5 \cdot \overline{PH5}$
 SCM7 = $TR3 \cdot TR4 \cdot TR5 \cdot \overline{PH5}$
 SCS = SINGLE CYCLE SW · $\overline{RF2} \cdot \overline{POFP}$
 SEO = LMS + LADS + [LAS + (AAF · LMS)] +
 [LBS + (BAF · LMS)]
 SFC = IOG ($\overline{TR6} \cdot TR7 \cdot \overline{TR8}$)
 SFS = IOG ($TR6 \cdot TR7 \cdot \overline{TR8}$)
 SIR = T5 (Buffered)
 SKF = (SFS · IOS · OVFF) +
 (SFC · IOS · \overline{OVFF}) +
 SFS · ISEFF (IOGE · SCM0 · SCL0) +
 SFC · \overline{ISEFF} (IOGE · SCM0 · SCL0) +
 SFS · FLFF (IOGE · SCM- · SCL-) +
 SFC · \overline{FLFF} (IOGE · SCM- · SCL-)

SL14 = SRG [($\overline{TR0} \cdot TR1 \cdot TR2$) + ($\overline{TR6} \cdot TR7 \cdot TR8$)] +
 SRG [($\overline{TR0} \cdot TR1 \cdot \overline{TR2}$) + ($\overline{TR6} \cdot TR7 \cdot \overline{TR8}$)]

SLM = SRG ($\overline{TR6} + \overline{TR0}$)
 SRG = $\overline{IR10}$ [$\overline{IR15}$ (PH1 · IR14 ($\overline{IR12} \cdot \overline{IR13} \cdot EIR$))]

SRM = SRG [($TR6 \cdot \overline{TR8}$) + ($\overline{TR0} \cdot \overline{TR2}$) +
 ($TR6 \cdot \overline{TR7}$) + ($TR0 \cdot \overline{TR1}$)]

ST0-16 = MST · SA0-16



$$\begin{aligned}
\text{STBA} &= \text{SWSA} + T4 (\overline{\text{IR14}} \cdot \overline{\text{IR11}} \cdot \text{EIR}) + \\
&\quad \text{AAF} [\overline{\text{CPR}} \cdot \text{IR12} (\text{PH3} \cdot T5)] + \overline{\text{IR11}} \\
&\quad \left\{ (\text{TR2} \cdot \text{ASG} \cdot T5) + \right. \\
&\quad (\text{TR4} \cdot \text{SRG} \cdot T5) + \\
&\quad (\overline{\text{TR7}} \cdot \text{TR8} \cdot \text{IOG}) + \\
&\quad (\text{TR9} \cdot \text{SRG} \cdot T3) + \\
&\quad (\text{ASG} \cdot T3) + \\
&\quad \left. [\overline{\text{IR12}} \cdot \text{IR14} \cdot \text{EIR} (T4 \cdot \text{PH3})] \right\} \\
\text{STBB} &= \text{SWSB} + \text{BAF} [\overline{\text{CPR}} \cdot \text{IR12} (\text{PH3} \cdot T5)] + \\
&\quad \text{IR11} \left\{ (\text{TR2} \cdot \text{ASG} \cdot T5) + \right. \\
&\quad (\text{TR4} \cdot \text{SRG} \cdot T5) + \\
&\quad (\overline{\text{TR7}} \cdot \text{TR8} \cdot \text{IOG}) + \\
&\quad (\text{TR9} \cdot \text{SRG} \cdot T3) + \\
&\quad (\text{ASG} \cdot T3) + \\
&\quad \left. [\overline{\text{IR12}} \cdot \text{IR14} \cdot \text{EIR} (T4 \cdot \text{PH3})] \right\} \\
\text{STBT} &= \text{SWST} + (\text{AAF} + \text{BAF} (\text{P123} \cdot T1)] + \\
&\quad [\text{STR} + \text{JSB} (\text{PH3} \cdot T2)] + \\
&\quad (\text{ISZ} \cdot T4 \cdot \text{PH3}) \\
\text{STC} &= \overline{\text{TR11}} [T4 \cdot \text{IOG} (\text{TR6} \cdot \text{TR7} \cdot \text{TR8})] \\
\text{STF} &= T3 (\text{TR6} \cdot \overline{\text{TR7}} \cdot \overline{\text{TR8}}) \\
\text{STM10-15} &= \text{SWSM} + T7 (\text{OPO} + \text{PH2} + \text{PH3}) \\
\text{STM6-9} &= \text{STM10-15} + (T7 \cdot \text{PH1} \cdot \text{OPO} \cdot \text{EIR}) \\
\text{STM0-5} &= \text{STM6-9} + (T7 \cdot \text{PH4}) \\
\text{STP10-15} &= \text{SWSP} + (\overline{\text{IR10}} \cdot \text{JMP} \cdot T5 \cdot \text{PH1}) + \\
&\quad [\text{PH4} (T2 + T4T5)] + [T4 (\text{PH3} \cdot \text{JSB})] + \\
&\quad \left\{ T7 [\text{OPO} + \text{PH3} + (\text{PH2} \cdot \text{JMP} \cdot \overline{\text{TR15}})] \right\} \\
\text{STP0-9} &= \text{STP10-15} + (\text{PH1} \cdot T7 \cdot \text{JMP} \cdot \overline{\text{TR15}}) \\
\text{STR} &= \text{IR12} (\text{EIR} \cdot \text{IR13} \cdot \text{IR14}) \\
\text{SWSA} &= T2 [\text{LAS} + (\text{AAF} \cdot \text{LMS})] \\
\text{SWSB} &= T2 [\text{LBS} + (\text{BAF} \cdot \text{LMS})] \\
\text{SWSM} &= T2 \cdot \text{LADS} \\
\text{SWSP} &= T2 \cdot \text{LADS} \\
\text{SWST} &= T2 \cdot \text{LMS} \\
\text{S67} &= (\overline{\text{T1T2}} \cdot \overline{\text{T3T4}}) \left\{ \overline{\text{T7T0}} [(\overline{\text{PH3}} + \overline{\text{ISZ}}) + (\overline{\text{T5T6}})] \right\}
\end{aligned}$$

$$\begin{aligned}
T\emptyset &= T7T\emptyset \cdot T\emptyset T1 \\
T\emptyset T1 &= T7T\emptyset \cdot CL1 \\
T1 &= T\emptyset T1 \cdot T1T2 \\
T1T2 &= T\emptyset T1 \cdot CL2 \\
T2 &= T1T2 \cdot T2T3 \\
T2T3 &= T1T2 \cdot CL1 \\
T3 &= T2T3 \cdot T3T4 \\
T3T4 &= T2T3 \cdot CL2 \\
T4 &= T3T4 \cdot T4T5 \\
T4T5 &= T3T4 \cdot CL1 \\
T5 &= T4T5 \cdot T5T6 \\
T5T6 &= T4T5 \cdot CL2 \\
T6 &= T5T6 \cdot T6T7 \\
T6T7 &= S67 \cdot CL1 \\
T7 &= T6T7 \cdot T7T\emptyset \\
T7T\emptyset &= T6T7 \cdot CL2 \\
TAN1 &= \overline{TB\emptyset} \cdot \overline{TB1} \cdot \overline{TB2} \cdot \overline{TB3} \\
TAN2 &= \overline{TB4} \cdot \overline{TB5} \cdot \overline{TB6} \cdot \overline{TB7} \\
TAN3 &= \overline{TB8} \cdot \overline{TB9} \cdot \overline{TB1\emptyset} \cdot \overline{TB11} \\
TAN4 &= \overline{TB12} \cdot \overline{TB13} \cdot \overline{TB14} \cdot \overline{TB15} \\
TB\emptyset &= ADF [(RB\emptyset \cdot SB\emptyset \cdot C\emptyset) + \\
&\quad (RB\emptyset \cdot \overline{SB\emptyset} \cdot \overline{C\emptyset}) + \\
&\quad (\overline{RB\emptyset} \cdot SB\emptyset \cdot \overline{C\emptyset})] + \\
&EOF [(\overline{RB\emptyset} \cdot SB\emptyset) + \\
&\quad (RB\emptyset \cdot \overline{SB\emptyset})] + \\
&IOF (RB\emptyset + SB\emptyset) + \\
&ANF (RB\emptyset \cdot SB\emptyset) + \\
&CMF \cdot \overline{RB\emptyset} + \\
&SRM (RB1 + SB1) + \\
&RL4 (RB12 + SB12) + \\
&RLL (RB15 + SB15) + \\
&RSM6-9 \cdot SRAX1, X3, X5 or X7 \\
&EFF \cdot SRG [(T3 \cdot \overline{TR6} \cdot TR7 \cdot TR8) + (T5 \cdot \overline{TR\emptyset} \cdot TR1 \cdot TR2)]
\end{aligned}$$

$$\begin{aligned}
\text{TB1} &= \text{ADF} [(RB1 \cdot SB1 \cdot C1) + (RB1 \cdot \overline{SB1} \cdot \overline{C1}) + \\
&\quad (\overline{RB1} \cdot SB1 \cdot \overline{C1})] + \\
&\text{EOF} [(\overline{RB1} \cdot SB1) + (RB1 \cdot \overline{SB1})] + \\
&\text{IOF} (RB1 + SB1) + \\
&\text{ANF} (RB1 \cdot SB1) + \\
&\text{CMF} \cdot \overline{RB1} + \\
&\text{SRM} (RB2 + SB2) + \\
&\text{SLM} (RB0 + SB0) + \\
&\text{RL4} (RB13 + SB13) + \\
&\text{RSM6-9} \cdot \text{SRAX2, X3, X6 or X7} \\
\text{TB2} &= \text{ADF} [(RB2 \cdot SB2 \cdot C2) + (RB2 \cdot \overline{SB2} \cdot \overline{C2}) + \\
&\quad (\overline{RB2} \cdot SB2 \cdot \overline{C2})] + \\
&\text{EOF} [(\overline{RB2} \cdot SB2) + (RB2 \cdot \overline{SB2})] + \\
&\text{IOF} (RB2 + SB2) + \\
&\text{ANF} (RB2 \cdot SB2) + \\
&\text{CMF} \cdot \overline{RB2} + \\
&\text{SRM} (RB3 + SB3) + \\
&\text{SLM} (RB1 + SB1) + \\
&\text{RL4} (RB14 + SB14) + \\
&\text{RSM6-9} \cdot \text{SRAX4, X5, X6 or X7} \\
\text{TB3} &= \text{ADF} [(RB3 \cdot SB3 \cdot C3) + (RB3 \cdot \overline{SB3} \cdot \overline{C3}) + \\
&\quad (\overline{RB3} \cdot SB3 \cdot \overline{C3})] + \\
&\text{EOF} [(\overline{RB3} \cdot SB3) + (RB3 \cdot \overline{SB3})] + \\
&\text{IOF} (RB3 + SB3) + \\
&\text{ANF} (RB3 \cdot SB3) + \\
&\text{CMF} \cdot \overline{RB3} + \\
&\text{SLM} (RB2 + SB2) + \\
&\text{SRM} (RB4 + SB4) + \\
&\text{RL4} (RB15 + SB15) + \\
&\text{RSM6-9} \cdot \text{SRA1X, 3X, 5X or 7X}
\end{aligned}$$

$$\begin{aligned}
\text{TB4} &= \text{ADF} [(RB4 \cdot SB4 \cdot C4) + (RB4 \cdot \overline{SB4} \cdot \overline{C4}) + \\
&\quad (\overline{RB4} \cdot SB4 \cdot \overline{C4})] + \\
&\quad \text{EOF} [(\overline{RB4} \cdot SB4) + (RB4 \cdot \overline{SB4})] + \\
&\quad \text{IOF} (RB4 + SB4) + \\
&\quad \text{ANF} (RB4 \cdot SB4) + \\
&\quad \text{CMF} \cdot \overline{RB4} + \\
&\quad \text{SRM} (RB5 + SB5) + \\
&\quad \text{SLM} (RB3 + SB3) + \\
&\quad \text{RL4} (RB\emptyset + SB\emptyset) + \\
&\quad \text{RSM6-9} \cdot \text{SRA2X, 3X, 5X or 7X} \\
\text{TB5} &= \text{ADF} [(RB5 \cdot SB5 \cdot C5) + (RB5 \cdot \overline{SB5} \cdot \overline{C5}) + \\
&\quad (\overline{RB5} \cdot SB5 \cdot \overline{C5})] + \\
&\quad \text{EOF} [(RB5 \cdot \overline{SB5}) + (\overline{RB5} \cdot SB5)] + \\
&\quad \text{IOF} (RB5 + SB5) + \\
&\quad \text{ANF} (RB5 \cdot SB5) + \\
&\quad \text{CMF} \cdot \overline{RB5} + \\
&\quad \text{SRM} (RB6 + SB6) + \\
&\quad \text{SLM} (RB4 + SB4) + \\
&\quad \text{RL4} (RB1 + SB1) + \\
&\quad \text{RSM6-9} \cdot \text{SRA4X, 5X, 6X or 7X} \\
\text{TB6} &= \text{ADF} [(RB6 \cdot SB6 \cdot C6) + (RB6 \cdot \overline{SB6} \cdot \overline{C6}) + \\
&\quad (\overline{RB6} \cdot SB6 \cdot \overline{C6})] + \\
&\quad \text{EOF} [(\overline{RB6} \cdot SB6) + (RB6 \cdot \overline{SB6})] + \\
&\quad \text{IOF} (RB6 + SB6) + \\
&\quad \text{ANF} (RB6 \cdot SB6) + \\
&\quad \text{CMF} \cdot \overline{RB6} + \\
&\quad \text{SRM} (RB7 + SB7) + \\
&\quad \text{SLM} (RB5 + SB5) + \\
&\quad \text{RL4} (RB2 + SB2) +
\end{aligned}$$

$$\begin{aligned}
\text{TB7} &= \text{ADF} [(\text{RB7} \cdot \text{SB7} \cdot \text{C7}) + (\text{RB7} \cdot \overline{\text{SB7}} \cdot \overline{\text{C7}}) + \\
&\quad (\overline{\text{RB7}} \cdot \text{SB7} \cdot \overline{\text{C7}})] + \\
&\quad \text{EOF} [(\text{RB7} \cdot \overline{\text{SB7}}) + (\overline{\text{RB7}} \cdot \text{SB7})] + \\
&\quad \text{IOF} (\text{RB7} + \text{SB7}) + \\
&\quad \text{ANF} (\text{RB7} \cdot \text{SB7}) + \\
&\quad \text{CMF} \cdot \overline{\text{RB7}} + \\
&\quad \text{SRM} (\text{RB8} + \text{SB8}) + \\
&\quad \text{SLM} (\text{RB6} + \text{SB6}) + \\
&\quad \text{RL4} (\text{RB3} + \text{SB3}) + \\
\text{TB8} &= \text{ADF} [(\text{RB8} \cdot \text{SB8} \cdot \text{C8}) + (\text{RB8} \cdot \overline{\text{SB8}} \cdot \overline{\text{C8}}) + \\
&\quad (\overline{\text{RB8}} \cdot \text{SB8} \cdot \overline{\text{C8}})] + \\
&\quad \text{EOF} [(\text{RB8} \cdot \overline{\text{SB8}}) + (\overline{\text{RB8}} \cdot \text{SB8})] + \\
&\quad \text{IOF} (\text{RB8} + \text{SB8}) + \\
&\quad \text{ANF} (\text{RB8} \cdot \text{SB8}) + \\
&\quad \text{CMF} \cdot \overline{\text{RB8}} + \\
&\quad \text{SRM} (\text{RB9} + \text{SB9}) + \\
&\quad \text{SLM} (\text{RB7} + \text{SB7}) + \\
&\quad \text{RL4} (\text{RB4} + \text{SB4}) + \\
\text{TB9} &= \text{ADF} [(\text{RB9} \cdot \text{SB9} \cdot \text{C9}) + (\text{RB9} \cdot \overline{\text{SB9}} \cdot \overline{\text{C9}}) + \\
&\quad (\overline{\text{RB9}} \cdot \text{SB9} \cdot \overline{\text{C9}})] + \\
&\quad \text{EOF} [(\text{RB9} \cdot \overline{\text{SB9}}) + (\overline{\text{RB9}} \cdot \text{SB9})] + \\
&\quad \text{IOF} (\text{RB9} + \text{SB9}) + \\
&\quad \text{ANF} (\text{RB9} \cdot \text{SB9}) + \\
&\quad \text{CMF} \cdot \overline{\text{RB9}} + \\
&\quad \text{SRM} (\text{RB10} + \text{SB10}) + \\
&\quad \text{SLM} (\text{RB8} + \text{SB8}) + \\
&\quad \text{RL4} (\text{RB5} + \text{SB5}) + \\
\text{TB10} &= \text{ADF} [(\text{RB10} \cdot \text{SB10} \cdot \text{C10}) + (\text{RB10} \cdot \overline{\text{SB10}} \cdot \overline{\text{C10}}) + \\
&\quad (\overline{\text{RB10}} \cdot \text{SB10} \cdot \overline{\text{C10}})] + \\
&\quad \text{EOF} [(\text{RB10} \cdot \overline{\text{SB10}}) + (\overline{\text{RB10}} \cdot \text{SB10})] + \\
&\quad \text{IOF} (\text{RB10} + \text{SB10}) + \\
&\quad \text{ANF} (\text{RB10} \cdot \text{SB10}) + \\
&\quad \text{CMF} \cdot \overline{\text{RB10}} + \\
&\quad \text{SRM} (\text{RB11} + \text{SB11}) + \\
&\quad \text{SLM} (\text{RB9} + \text{SB9}) + \\
&\quad \text{RL4} (\text{RB6} + \text{SB6})
\end{aligned}$$

$$\begin{aligned}
\text{TB11} &= \text{ADF} [(RB11 \cdot SB11 \cdot C11) + (RB11 \cdot \overline{SB11} \cdot \overline{C11}) + \\
&\quad (\overline{RB11} \cdot SB11 \cdot \overline{C11})] + \\
&\quad \text{EOF} [(RB11 \cdot \overline{SB11}) + (\overline{RB11} \cdot SB11)] + \\
&\quad \text{IOF} (RB11 + SB11) + \\
&\quad \text{ANF} (RB11 \cdot SB11) + \\
&\quad \text{CMF} \cdot \overline{RB11} + \\
&\quad \text{SLM} (RB10 + SB10) + \\
&\quad \text{SRM} (RB12 + SB12) + \\
&\quad \text{RL4} (RB7 + SB7) \\
\text{TB12} &= \text{ADF} [(RB12 \cdot SB12 \cdot C12) + (RB12 \cdot \overline{SB12} \cdot \overline{C12}) + \\
&\quad (\overline{RB12} \cdot SB12 \cdot \overline{C12})] + \\
&\quad \text{EOF} [(RB12 \cdot \overline{SB12}) + (\overline{RB12} \cdot SB12)] + \\
&\quad \text{IOF} (RB12 + SB12) + \\
&\quad \text{ANF} (RB12 \cdot SB12) + \\
&\quad \text{CMF} \cdot \overline{RB12} + \\
&\quad \text{SRM} (RB13 + SB13) + \\
&\quad \text{SLM} (RB11 + SB11) + \\
&\quad \text{RL4} (RB8 + SB8) \\
\text{TB13} &= \text{ADF} [(RB13 \cdot SB13 \cdot C13) + (RB13 \cdot \overline{SB13} \cdot \overline{C13}) + \\
&\quad (\overline{RB13} \cdot SB13 \cdot \overline{C13})] + \\
&\quad \text{EOF} [(RB13 \cdot \overline{SB13}) + (\overline{RB13} \cdot SB13)] + \\
&\quad \text{IOF} (RB13 + SB13) + \\
&\quad \text{ANF} (RB13 \cdot SB13) + \\
&\quad \text{CMF} \cdot \overline{RB13} + \\
&\quad \text{SRM} (RB14 + SB14) + \\
&\quad \text{SLM} (RB12 + SB12) + \\
&\quad \text{RL4} (RB9 + SB9) \\
\text{TB14} &= \text{ADF} [(RB14 \cdot SB14 \cdot C14) + (RB14 \cdot \overline{SB14} \cdot \overline{C14}) + \\
&\quad (\overline{RB14} \cdot SB14 \cdot \overline{C14})] + \\
&\quad \text{EOF} [(RB14 \cdot \overline{SB14}) + (\overline{RB14} \cdot SB14)] + \\
&\quad \text{IOF} (RB14 + SB14) + \\
&\quad \text{ANF} (RB14 \cdot SB14) + \\
&\quad \text{CMF} \cdot \overline{RB14} + \\
&\quad \text{SRM} (RB15 + SB15) + \\
&\quad \text{SLM} (RB13 + SB13) + \\
&\quad \text{RL4} (RB10 + SB10)
\end{aligned}$$

$$\begin{aligned}
\text{TB15} &= \text{ADF} [(\text{RB15} \cdot \text{SB15} \cdot \text{C15}) + (\text{RB15} \cdot \overline{\text{SB15}} \cdot \overline{\text{C15}}) + \\
&\quad (\overline{\text{RB15}} \cdot \text{SB15} \cdot \overline{\text{C15}})] + \\
&\quad \text{EOF} [(\text{RB15} \cdot \overline{\text{SB15}}) + (\overline{\text{RB15}} \cdot \text{SB15})] + \\
&\quad \text{IOF} (\text{RB15} + \text{SB15}) + \\
&\quad \text{ANF} (\text{RB15} \cdot \text{SB15}) + \\
&\quad \text{CMF} \cdot \overline{\text{RB15}} + \\
&\quad \text{SL14} (\text{RB14} + \text{SB14}) + \\
&\quad \text{RRS} (\text{RB}\emptyset + \text{SB}\emptyset) + \\
&\quad \text{RL4} (\text{RB11} + \text{SB11}) + \\
&\quad \text{EFF} \cdot \text{SRG} [(\text{T3} \cdot \text{TR6} \cdot \overline{\text{TR7}} \cdot \text{TR8}) + \\
&\quad (\text{T5} \cdot \text{TR}\emptyset \cdot \overline{\text{TR1}} \cdot \text{TR2})] + \\
&\quad \text{RB15} \cdot \text{SRG} [(\overline{\text{TR7}} \cdot \overline{\text{TR8}} \cdot \text{T3}) + (\overline{\text{TR1}} \cdot \overline{\text{TR2}} \cdot \text{T5})] \\
\text{TS} &= \overline{\text{CF1D}} \cdot \overline{\text{CF1}} \\
\text{TSA} &= \overline{\text{CF1D}} \cdot \overline{\text{CF1}} \\
\text{X}\emptyset &= (\overline{\text{TTK}} \cdot \overline{\text{M12}} \cdot \text{M13} \cdot \text{M14}) + (\overline{\text{M12}} \cdot \overline{\text{M13}} \cdot \overline{\text{M14}}) \\
\text{X1} &= (\overline{\text{TTK}} \cdot \text{M12} \cdot \text{M13} \cdot \text{M14}) + (\text{M12} \cdot \overline{\text{M13}} \cdot \overline{\text{M14}}) \\
\text{X2} &= \overline{\text{M12}} \cdot \text{M13} \cdot \overline{\text{M14}} \\
\text{X3} &= \text{M12} \cdot \text{M13} \cdot \overline{\text{M14}} \\
\text{XOR} &= \text{EIR} \cdot \overline{\text{IR14}} \cdot \text{IR13} \cdot \overline{\text{IR12}} \\
\text{Y}\emptyset/1 &= (\overline{\text{TTK}} \cdot \text{M13} \cdot \text{M14}) + (\overline{\text{M14}} \cdot \overline{\text{M13}}) \\
\text{Y2/3} &= \text{M13} \cdot \overline{\text{M14}}
\end{aligned}$$

HP 2116B BOARD LOCATION

(FRONT VIEW)

201	I/O CONTROL	02116-6041	101	FRONT PANEL COUPLER	02116-6184	1	PWR FAIL	02116-6175
202	I/O ADDRESS ENCODE	02116-6194	102	ARITHMETIC LOGIC 12-15	02116-6026	2	PWR FAIL** (RESTART)	12588-6001
203	†(I/O 10/11)		103	ARITHMETIC LOGIC 8-11	02116-6026	3	MMD	02116-6274
204	†(I/O 11/12)		104	ARITHMETIC LOGIC 4-7	02116-6026	4	PE**	12591-6001
205	†(I/O 12/13)		105	ARITHMETIC LOGIC 0-3	02116-6026	5	ID3*	02116-6265
206	†(I/O 13/14)		106	TIMING GENERATOR	02116-6281	6	SPARE	
207	†(I/O 14/15)		107	INSTRUCTION DECODER	02116-6027	7	ID2*	02116-6265
208	†(I/O 15/16)		108	SHIFT LOGIC	02116-6029	8	SPARE	
209	†(I/O 16/17)		109	EAU*	02116-6196	9	DSY 2/3*	02116-6266
210	†(I/O 17/20)		110	EAU*	02116-6202	10	DSX 2/3*	02116-6266
211	†(I/O 20/21)		111	SPARE		11	SA3*	02115-6001
212	†(I/O 21/22)		112	SPARE		12	SA2*	02115-6001
213	†(I/O 22/23)		113	SPARE		13	SA Ø	02115-6001
214	†(I/O 23/24)		114	SPARE		14	DSY Ø/1	02116-6266
215	†(I/O 24/25)		115	SPARE		15	DSX Ø/1	02116-6266
216	†(I/O 25/26)		116	DMA* DMA**	02116-6206 02115-6221	16	ID1	02116-6265
217	†(I/O 26/27)		117	DMA*	02116-6206	17	SPARE	
218	†(I/O 27/30)		118	DMA*	02116-6205	18	ID Ø	02116-6265
219	**I/O EXTENDER	02116-6182	119	DMA*	02116-6204	19	SPARE	
220	**I/O EXTENDER	02116-6183	120	DMA*	02116-6203	20	DML	02115-6044
221	**MEMORY EXTENDER	02116-6181				21	MEMORY PROTECT**	12581-6001
222	**MEMORY EXTENDER	02116-6181		POWER SUPPLY TEST POINTS		22	SPARE	

* OPTIONAL BOARDS MAY BE ADDED AT ANY TIME.
 ** OPTIONAL BOARDS MAY BE ADDED AFTER ADDITIONAL BACK PLANE WIRING
 † I/O PLUG-IN OPTIONS MAY BE ADDED AT ANY TIME PROVIDING THE CURRENT REQUIREMENTS DO NOT EXCEED THE POWER SUPPLY RATINGS.

HP 2116B BOARD LOCATION

(FRONT VIEW)


201	I/O CONTROL	02116-6041	101	FRONT PANEL COUPLER	02116-6184	1	PWR FAIL	02116-6175
202	I/O ADDRESS ENCODE	02116-6194	102	ARITHMETIC LOGIC 12-15	02116-6026	2	PWR FAIL** (RESTART)	12588-6001
203	† (1/0 10/11)		103	ARITHMETIC LOGIC 8-11	02116-6026	3	MMD	02116-6274
204	† (1/0 11/12)		104	ARITHMETIC LOGIC 4-7	02116-6026	4	PE**	12591-6001
205	† (1/0 12/13)		105	ARITHMETIC LOGIC 0-3	02116-6026	5	ID3*	02116-6265
206	† (1/0 13/14)		106	TIMING GENERATOR	02116-6281	6	SPARE	
207	† (1/0 14/15)		107	INSTRUCTION DECODER	02116-6027	7	ID2*	02116-6265
208	† (1/0 15/16)		108	SHIFT LOGIC	02116-6029	8	SPARE	
209	† (1/0 16/17)		109	EAU*	02116-6196	9	DSY 2/3*	02116-6266
210	† (1/0 17/20)		110	EAU*	02116-6202	10	DSX 2/3*	02116-6266
211	† (1/0 20/21)		111	SPARE		11	SA3*	02115-6001
212	† (1/0 21/22)		112	SPARE		12	SA2*	02115-6001
213	† (1/0 22/23)		113	SPARE		13	SA 1	02115-6001
214	† (1/0 23/24)		114	SPARE		14	SA Ø	02115-6001
215	† (1/0 24/25)		115	SPARE		15	DSY Ø/1	02116-6266
216	† (1/0 25/26)		116	SPARE		16	DSX Ø/1	02116-6266
217	† (1/0 26/27)		117	DMA* DMI*	02116-6206 02115-6221	17	ID1	02116-6265
218	† (1/0 27/30)		118	DMA*	02116-6206	18	SPARE	
219	** I/O EXTENDER	02116-6182	119	DMA*	02116-6205	19	ID Ø	02116-6265
220	** I/O EXTENDER	02116-6183	120	DMA*	02116-6204	20	SPARE	
221	** MEMORY EXTENDER	02116-6181		DMA*	02116-6203	21	DML	02115-6044
222	** MEMORY EXTENDER	02116-6181		POWER SUPPLY TEST POINTS		22	MEMORY PROTECT**	12591-6001

* OPTIONAL BOARDS MAY BE ADDED AT ANY TIME.

** OPTIONAL BOARDS MAY BE ADDED AFTER ADDITIONAL BACK PLANE WIRING

† I/O PLUG-IN OPTIONS MAY BE ADDED AT ANY TIME PROVIDING THE CURRENT REQUIREMENTS DO NOT EXCEED


THE POWER SUPPLY RATINGS.



2116B SYSTEM TIMING GENERATOR

COMPONENT
SIDE (ODD)

- 1
- 3
- 5
- 7
- 9
- 11
- 13
- 15
- 17
- 19
- 21
- 23
- 25
- 27
- 29
- 31
- 33
- 35 ← KEY
- 37
- 39, 40 (4.5 Volt TRACE)
- 41
- 43
- 45
- 47, 48 (-2.0 Volt TRACE)




85

INSTRUCTION DECODER


COMPONENT
SIDE (ODD)

- 1
- 3
- 5
- 7
- 9
- 11
- 13
- 15
- 17
- 19
- 21
- 23
- 25
- 27
- 29
- 31
- 33
- 35 ← KEY
- 37
- 39, 40 (4.5 Volt TRACE)
- 41
- 43
- 45
- 47, 48 (-2.0 Volt TRACE)




85

ARITHMETIC LOGIC BOARD




SHIFT LOGIC




1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 < KEY 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85


1 2 3 22
 A B C AA 23
 BB 24
 OMIT
 G, I, O, Q




HP 2116B MEMORY MODULE DECODER
CARD



HP 2116B POWER FAIL INTERRUPT CARD




HP 2116B DRIVER/SWITCH CARD



HP 2116B INHIBIT DRIVER


1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 ← KEY 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85




1 2 3
 A B C
 OMIT
 G, I, O, Q

 Z 22
 BB 23
 24

HP21168 / HP 2115A SENSE AMPLIFIER



HP 2115A DRIVER/SWITCH




HP 2115A INHIBIT DRIVER

- 1
- 3
- 5
- 7
- 9
- 11
- 13
- 15
- 17
- 19
- 21
- 23
- 25
- 27
- 29
- 31
- 33
- 35 ← KEY
- 37
- 39
- 41
- 43
- 45
- 47
- 49
- 51
- 53
- 55
- 57
- 59
- 61
- 63
- 65
- 67
- 69
- 71
- 73
- 75
- 77
- 79
- 81
- 83
- 85

- A
- B
- C
- OMIT
- 6, I, O, Q
- Z
- AA
- BB
- 1
- 2
- 3
- 22
- 23
- 24

00115-0011
210 - E


HP 2115A FRONT PANEL COUPLER BOARD




- 1
- 3
- 5
- 7
- 9
- 11
- 13
- 15
- 17
- 19
- 21
- 23
- 25
- 27
- 29
- 31
- 33
- 35
- 37
- 39
- 41
- 43
- 45
- 47
- 49
- 51
- 53
- 55
- 57
- 59
- 61
- 63
- 65
- 67
- 69
- 71
- 73
- 75
- 77
- 79
- 81
- 83
- 85

KEY


- A
- B
- C
- ...
- OMIT
- G, I, O, Q
- ...
- Z
- AA
- BB
- 23
- 24
- 25




HP 2116B MEMORY SUPPLY REGULATOR




HP 2116B CAPACITOR BOARD (A303)



HP 2116B LOGIC SUPPLY REGULATOR
(A301)



HP 2116B/2115A I/O ADDRESS CARD



HP 2116B I/O CONTROL CARD

I/O

LOGIC

MEMORY

SEQ NO	SIGNAL	SOURCE	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
1	+7.5V	PWR. SUPPLY																						
2	+7.5V	*																						
3	+12V																							
4	+20V																							
5	+32V	*																						
6	GND																							
7	LAMP GND	*																						
8	18 VAC	*																						
9	19 VAC	*																						
10	PRESET LAMP	*																						
11	RT. CHAN. UP	*																						
12	RT. CHAN. DN	*																						
13	PSD	*																						
14	TRIG. SK	*																						
15	M0	DIML																						
16	M1																							
17	M2																							
18	M3																							
19	M4																							
20	M5																							
21	M6																							
22	M7																							
23	M8																							
24	M9																							
25	M10																							
26	M11																							
27	M12																							
28	M13																							
29	PI23G																							
30	SLM																							
31	SL14																							
32	SRM																							
33	SRM																							
34	EDF																							
35	EDF																							
36	EDF																							

HP 2116B
BACK PLANE WIRE LIST

MEMORY LOGIC I/O

NO.	SIGNAL	SOURCE	MEM.	LOGIC	I/O	REMARKS
27	+30V	PWR SUP.				
28	STP	ERS				
29	OVF IND.					
30	IOO					
31	TR0(B)					
32	CLF					
33	IOI					
34	F.I.M.D.					
35	RRS					
36	CLC.					
37	C0					
38	AAF					
39	TR0(B)					
40	SLME					
41	SFC					
42	HIN					
43	R.L4					
44	SRME					
45	IOCO					
46	SLME					
47	RL					
48	SFS					
49	STC					
50	BAF					
51	ISR					
52	STP(0-11)	SRF				
53	ADD					
54	MAG					
55	STP(0-9)					
56	RSN(0-15)					
57	RARB					
58	STIM(0-9)					
59	STIM(0-11)					
60	STAB					
61	RB0					
62	STBT					
63	CMFE					
64	FOFE					
65	ADF					
66	JMP					

HP 2116B BACKPLANE WIRE LIST

MEMORY

LOGIC

I/O

WIRE NO.	SIGNAL	SOURCE	MEM. ADDRESS	LOGIC ADDRESS	I/O ADDRESS	REMARKS
215	PET	PE				
220	X0	MMD	52			
221	X1		32/0			
222	X2		45			
223	X3		14			
224	Y0/1		45/0			
225	Y2/3		14			
226	MPT	MMD				
227	ST0	SA0-3				
228	ST1					
229	ST2					
230	ST3					
231	ST4					
232	ST5					
233	ST6					
234	ST7					
235	ST8					
236	ST9					
237	ST10					
238	ST11					
239	ST12					
240	ST13					
241	ST14					
242	ST15					
243	IOGE (E)	I/O CONTROL				
244	T3 (E)	I/O CONTROL				
245	SIR					
246	IAK					
247	IEN (20)					

x ST0 to ST15 wired with twisted pair. Signal wire is above the ground wire is below the /.

HP 2116B
BACKPLANE WIRE LIST

MEMORY


LOGIC

I/O

SEQ. NO.	SIGNAL	SOURCE	MEM. ADDR.	LOGIC ADDR.	I/O ADDR.	REMARKS
420	DM7	MADD23	31			
421	DM8		35			
422	DM19		41			
423	DM10		45			
424	DM11		51			
425	DM12		55			
426	DM13		59			
427	DM14		63			
	PHS	DMA CONTROL	769			
428	PHS					
429	IDD					
430	COUT					
431	OUT					
432	CMI					
433	SMAR2					
434	CR2	AD. ENC.				
435	DM1					
436	WC1	MADD-2				
437	SWCR2	DMA CONTL				
	IN					
438	IE1					
439	CM2					
440	CIN	AD. ENC.				
441	SMAR1	DMA CONTL				
442	DIN2	MADD-3				
443	WCR2					
444	CR1	AD. ENC.				
445	SWCR1	DMA CONTL				
446	TE2					
	TR0(B)	PACKER				
	TR1(B)					
	TR2(B)					
	TR3(B)					
	TR4(B)					
	TR5(B)	PACKER				
	TR6(B)					
	TR7(B)					
	TR8(B)					
	TR9(B)					
	TR10(B)					
	TR11(B)					
	TR12(B)					
	TR13(B)					
	TR14(B)					

59
63
67


HP 2116B
BACKPLANE WIRE LIST




CABLE 106 FROM DOOR ASSEMBLY FRONT PANEL (PIO6 CONNECTS TO 48 PIN CONNECTOR ON FRONT EDGE OF BOARD)




Timing Generator
HP 2116B Computer




* NOTE: FOR 8K - 16K MEMORY
 INSTALL W1 ONLY. FOR 24K - 32K
 MEMORY INSTALL W2 ONLY.






Instruction Decoder
HP 2116B Computer

FOR TRAINING PURPOSES ONLY



TE1 - MC92B AND MC92R2 DELETED FROM BOARD 830 AND SUBSEQUENT. MC82B PIN 9 CONNECTS DIRECTLY TO PIN 65.



EOFE

ADF NO

INSTRUCTION DECODER (02116-6027)

BOARD REV. 746 AND 830

PH1 44 PH2 53 PH3 60 PH23 78 PH4 83
PH1 PH2 PH3 PH23 PH4

OP0 10G SRG
MAC 16 ASG 6 IO 38


T0T1 80 → T0T1
T1 62 → T1
T1T2 52 → T1T2
T2 59 → T2
T3 43 → T3
T3T4 70 → T3T4
T4 31 → T4
T4T5 54 → T4T5
T5 36 → T5
T6T7 69 → T6T7
T7 32 → T7
TS 45 → TS

IR15 42
EIR 4
TRI5 41
TRI4 33
TRI3 30
TRI2 17
TRI1 14
TRIO 9

+4.5V 39
40
2.2μF C1
2.2μF C2
2.2μF C3
-2V 47
48
2.2μF C4
2.2μF C5
2.2μF C6
GRD 1,2
85,86



GROUP DECODING


MEM. REF. DECODING



61 5 79 66 76 22 64
ADD JSB CPR
R80 JMP ISZ STR


TR9 SE0







IOB1 12 SB12 RB 2 IOB0 12
 IOB1 8 SB8 RB8 IOB0 8
 IOB1 4 SB4 RB4 IOB0 4
 IOB1 0 SB0 RB0 IOB0 0

TO DISPLAY LAMPS
 FROM FRONT PANEL
 COLLECTORS P.02
 FROM P.05. SEE
 FRONT PANEL SCHEMATIC.








ONE
MC67A
3


- TB13
- TB9
- TB5
- TB1
- TB1 (AT A:05-13)
- TB13 (AT A:02-13)
- TB9 (AT A:03-13)
- TB5 (AT A:04-13)




TB14
 TB10
 TB6
 TB2

TB2 (AT A105-55)
 TB10 (AT A102-55)
 TB6 (AT A103-55)
 TB2 (AT A104-55)


SLM
 SLM
 SLM





Front Panel Coupler Card (02116-6208), Logic Diagram


FOR TRAINING PURPOSES ONLY
HP 2116B




Door Assembly (02116-6287), Schematic and Interconnection Diagram


FOR TRAINING PURPOSES ONLY
HP 2116B

+7V 0 1 2 3 4 5 6 7






SEE COMPUTER INTERCONNECTION DIAGRAM




A101
ONT PANEL
UPLER CARD
(FPC)




4 REGISTER



DOOR ASSEMBLY 02116-6287




02116-9150B
 02116-620B
 02116-6043A



Driver Switch Card (02116-6266), Logic Diagram




NOTE
 UNLESS OTHERWISE NOTED
 ALL DIODES 1901-0040
 ALL TRANSFORMERS 662849
 CAPACITANCE IN MICRO FARADS
 RESISTORS 1/8W 1%
 BOARD REV 817




Sense Amplifier Card
(02115-6001), Logic Diagram

FOR TRAINING PURPOSES ONLY
HP 2116B




NOTE
 UNLESS OTHERWISE NOTED
 ALL INTEGRATED CKTS ARE 1820-0306
 ALL TRANSISTORS ARE 1853-0036
 ALL RESISTORS 1/8W 1% MF
 BOARD REV. 744

15 REF DES (MC15)




Inhibit Driver Card
(02116-6265), Logic Diagram

FOR TRAINING PURPOSES ONLY
HP-2116B



NOTE:
 UNLESS OTHERWISE NOTED;
 ALL RESISTANCE IN OHMS
 ALL RESISTORS 1/4 W ± 5%
 ALL CAPACITANCE IN MICROFARADS
 ALL TRANSISTORS 2N3642
 ALL MC'S 1820-0127
 ALL DIODES 1901-0050

BOARD REV B19



MEMORY MODULE DECODER







FIG. 4-16



DIRECT MEMORY LOGIC



Voltages

memory
16K
- 3.4V
- 5.6V
-12.4V
+35.5V
+23.3V
-22.6
-36.4
-84.5
+105
+56.4

Memory Supply Regulator A302, Typical Circuit Voltages (See Note 5)

Test Point Description		DC Voltage Measurement
Q50	Emitter	- 8.3V
	Base	- 9.0V
	Collector	-14.0V
Q51	Emitter	- 8.3V
	Base	- 9.0V
Q52	Emitter	-13.1V
Q53	Base	-11.5V
Q54A	Emitter	- 0.7V
	Base	0.0V
	Collector	+24.5V
Q55	Emitter	+23.5V
Q56	Base	+21.7V
Q57	Emitter	+ 0.7V
	Base	0.0V
	Collector	-25.2V
Q58	Emitter	+ 0.7V
Q59	Emitter	-24.4V
Q60	Base	-21.4V
Q61A	Emitter	- 0.7V
	Base	0.0V
	Collector	+34.0V
Q63	Emitter	-32.6V
Q64	Base	+30.6V
A302-1 (+22V Temp Sense)		- 7.9V
A302-13 (+32V Temp Sense)		- 7.9V


Logic Supply Regulator A301, Typical Circuit Voltages (See Note 5)

Test Point Description		DC Voltage Measurement
Q30	Base	+ 4.5V
Q31	Base	+ 4.5V
Q32	Emitter	- 1.2V
Q33	Base	+ 0.1V
	Collector	- 2.3V
Q35	Base	0.0V
Q37	Emitter	- 3.3V
Q38	Base	- 1.9V
	Collector	- 4.4V
Q39	Base	+ 0.7V
Q41	Emitter	+12.7V
Q42	Base	+11.3V
	Collector	+14.0V

NOTES:


1. Capacitor values are in microfarads.
2. See "Overall Computer Interconnection and Schematic Diagram" for connections to the Card Cage Assembly and Door Assembly.
3. Jumper "A" must be removed when external power control connector J2 is used.
4. For operation with 230 VAC power source, remove both jumpers from transformer terminals 1, 2, 3, and 4 and reconnect both jumpers between terminals 2 and 3.
5. Voltages specified are typical and measured under the following conditions:
 - a. 115 VAC, 60 CPS main power input;
 - b. All cards removed from the I/O slots except A201, A202, and slot containing Resistance Load Card 02116-6047;
 - c. Computer in HALT mode;
 - d. Minimum warm-up period of 30-minutes prior to taking measurements;
 - e. Supply voltages set to -32V, +22.8V, -22.8V, +12V, -12V, +4.5V and -2V (all voltages $\pm 1\%$) as measured at test jacks on Crowbar Assembly 02116-6284 (A121).

Power Supply Assembly (02116-6124), Schematic Diagram



Capacitor Board A303, Typical Raw DC
(See Note 5)


Test Point	Source Identification	Me 8K
A1	A303R26 (White Lead) to Collectors of A304Q1 thru A304Q4	- 3.9V
A2	A303R27 (Orange Lead) to Collector of A304Q5 and CR10	- 6.0V
A3	A303R28 (White-Orange-Gray Lead) to A304-1 and A301-2	-12.9V
A4	A303R30 (White-Green-Violet Lead) to A305-1, -15, A302-7, -H, R19, R44, R54	+36.9V
A5	A303R31 (White Lead) to A304-2, A301-J, R45, R46, and J2-7	+22.4V
A6	A303R32 (Gray Lead) to A305-4, A301-D, A302-2, -22, R47, R57, junction of R52 and R53, and J2-5	-23.8
A7	A303R35 (White-Orange-Blue Lead) to A305-2, A301-8, and A302-6	-37.2
A8	A303R36 (White-Gray Lead) to A302-24, -BB	-86.9
A9	A303R37 (White-Red-Violet Lead) to A302-11, -M	+107
A10	A303R38 (White-Yellow-Violet Lead) to A305-3 and A302-20, -X	+58.0



- NOTES
- 1 CAPACITOR VALUES ARE IN MICROFARADS
 - 2 SEE "POWER SUPPLY CABLING" FOR CONNECTIONS TO THE CARD CAGE ASSEMBLY
 - 3 JUMPER "A" MUST BE REMOVED WHEN EXTERNAL POWER CONTROL CONNECTOR J2 IS USED.
 - 4 FOR OPERATION WITH 230 VAC POWER SOURCE, REMOVE BOTH JUMPERS FROM TRANSFORMER TERMINALS 1, 2, 3, 4, AND RECONNECT BOTH JUMPERS BETWEEN TERMINALS 2 AND 3


A303 CAPACITOR BOARD ASSEMBLY
02/16-6038 BOARD REV. 646

SEE POWER SUPPLY CABLING



Power Fail Interrupt Card (02116-6175), Logic Diagram

FOR TRAINING PURPOSES ONLY
HP 2116B




NOTES:

UNLESS OTHERWISE SPECIFIED


ALL MCG-PACKS PRECEDED BY 1820-

1. ALL RESISTOR VALUES GIVEN IN OHMS TOLERANCE $\pm 5\%$ 1/4 WATT
- 2 ALL CAPACITOR VALUES GIVEN IN MICROFARADS
- 3 ALL TRANSISTORS ARE 2N3906 (1853-0036)



Overvoltage Protection
 Assembly (02116-6284), Schematic
 Diagram


FOR TRAINING PURPOSES ONLY
 HP2116B





NOTE:
 UNLESS NOTED
 ALL RESISTORS 1/2W 5% COMP
 ALL CAPACITORS 0.01 MFD, 100 WVDC,
 -20 +80% DISC CERAMIC. PART
 No. 0150-0093


Assembly (C

FOR TRAINING PU
 HP 211






Model HP 2116B Com-
puter, Overall Interconnection
Diagram







BACKPLANE WIRING INTERCONNECTIONS FOR SLOTS 101 THRU 122












I/O Address Card



NOTE:
1. ALL LOGIC IS POSITIVE-TRUE.




I/O Control Card
FOR TRAINING PURPOSES ONLY



NOTES:


1. ALL LOGIC IS POSITIVE-TRUE.
2. THE TIMING CHART DOES NOT RELATE SIGNALS TO THE MACHINE PHASE IN WHICH THEY OCCUR.




- NOTES:
- PIN 5 ON ALL MICROCIRCUIT PACKAGES IS GROUND.
 - PIN 11 ON ALL MICROCIRCUIT PACKAGES IS $-2V \pm 5\%$.
 - PIN 12 ON ALL MICROCIRCUIT PACKAGES IS $+4.5V \pm 5\%$.
 - PINS 8 AND 14 OF 1820-0968 ARE CONNECTED TO $+4.5V$. UNLESS OTHERWISE INDICATED ON A LOGIC DIAGRAM USING THE MICROCIRCUIT PACKAGE.

Logic Diagrams for Microcircuit Packages, Top View


FOR TRAINING PURPOSES ONLY
HP2116B



Simplified Logic Diagram of 1820-0957 Microcircuit Package




Simplified Logic Diagram of 1820-0967 Microcircuit Package




Logic Diagram for Microcircuit Packages, Top View

FOR TRAINING PURPOSES ONLY
 HP 2116B




Logic Diagram for Microcircuit Packages 1820-0306 and 1820-0374



NOTE: A Microcircuit Package always assumes the reference designation assigned to its location on the card as illustrated in this figure.

Microcircuit Package Locations





TO FRONT
PANEL
INDICATOR
LAMPS
VIA PH6
(CONNECTS
TO FRONT
EDGE OF
BOARD)




Timing Generator
HP 2115A

FOR TRAINING PURPOSES ONLY







CHANGE	REFERENCE	REVISION/PREFIX




Instruction Decoder
HP 2115A


FOR TRAINING PURPOSES ONLY









CHANGE	REFERENCE	REVISION	PREFIX



Shift Logic
HP 2115A



FOR TRAINING PURPOSES ONLY



EXTEND INDICATOR

OVERFLOW INDICATOR

SB13 RB13 IOB0 13 ST12 TR12 TR12 MR12 MR12 IOB1 12 SB12 RB12 IOB0 12 TO DISPLAY LAMPS
 SB9 SB9 IOB0 9 ST8 TR8 TR8 MR8 MR8 IOB1 8 SB8 RB8 IOB0 8 VIA FRONT PANEL
 SB5 SB5 IOB0 5 ST4 TR4 TR4 MR4 MR4 IOB1 4 SB4 RB4 IOB0 4 CONNECTORS PIO2
 SB1 RB1 IOB0 1 ST0 TR0 TR0 MR0 MR0 IOB1 0 SB0 RB0 IOB0 0 THRU PIO5. SEE
 FRONT PANEL SCHEMATIC.



TB12
 TB8
 TB4
 TB0


TB0 (AT A105-69)
 TB12 (AT A102-69)
 TB8 (AT A103-69)
 TB4 (AT A104-69)



SLM SRM SRM SRM RRS

TB11 (AT A103-17)
 TB7 (AT A104-17)
 TB3 (AT A105-17)
 TB5 (AT A102-17)


Arithmetic Logic
 HP 2115A

FOR TRAINING PURPOSES ONLY






TB2 (AT A105-55)
 TB4 (AT A102-55)
 TB6 (AT A103-55)
 TB8 (AT A104-55)
 SL14
 SLM
 SLM
 SLM






GRADE	REFERENCE	REVISION/PREFIX

- AIO2: TB15
- AIO3: TB11
- AIO4: TB7
- AIO5: TB3
- TB3 (AT AIO5-17)
- TB15 (AT AIO2-17)
- TB11 (AT AIO3-17)
- TB7 (AT AIO4-17)
- RL SLM
- SLM
- SLM
- SLM

ROTATE LEFT FOUR






NOTE:
TRANSFORMERS - 11ERA


Driver Switch
HP 2115A

FOR TRAINING PURPOSES ONLY

D




C




B

A

NOTE
 UNLESS OTHERWISE NOTED
 ALL INTEGRATED CKTS ARE 1820-0306
 ALL TRANSISTORS ARE 1853-0036
 ALL RESISTORS 1/8W 1% MF




REVISIONS			
SYM	DESCRIPTION	DATE	APPROVAL
A	REVISED PIN CONN	LG	6-13-67
B	ADDED C4-25, Q3, I7 EMITTER RES, R167-169 REVISED PIN CONN	LG	9-12-67
C	ADDED I7 VARIABLE RES AND MRT CIRCUIT	LG	10-13-67
D	REMOVED MRT CIRCUIT	LG	10-31-67



Sense Amplifier
HP 2115A


FOR TRAINING PURPOSES ONLY

D



C

B




A

NOTE
 UNLESS OTHERWISE NOTED
 ALL INTEGRATED CKTS ARE 1820-0306
 ALL TRANSISTORS ARE 1853-0036
 ALL RESISTORS 1/8W 1% MF

15 REF DES (MC15)

REVISIONS		
SYM	DESCRIPTION	DATE
A	ADDED CO-22, Q17-33, CHG PACK NOS 8-17-67	10-10-67
B	ADDED C23-25, DELETED R17-33 LG	12-5-67
C	R17-26	




NOTE
UNLESS OTHERWISE NOTED
ALL DIODES 1901-0050
ALL TRANSISTORS 2N3643
ALL RESISTORS 1/4W 5%

24 LOCATION (MC24)


Inhibit Driver
HP 2115A

FOR TRAINING PURPOSES ONLY



Display Board And
Run Halt Lamps
HP 2115A


FOR TRAINING PURPOSES ONLY



Wiring Info
HP 2115A

FOR TRAINING PURPOSES 'ONLY

REVISIONS			
SYM	DESCRIPTION	DATE	APPROVAL
A	AS PER L. CARROLL CORRECTIONS	1-2-68	LC



NOTES
 ① Remove w1 For DMA.

Front Panel
 Coupler Schematic
 HP 2115A


FOR TRAINING PURPOSES ONLY


D

C


B

A







* FROM CPU
† FROM H3A



P1236
65 (to ers)
P123
68 (to ers)



Memory Logic
HP 2115A
FOR TRAINING PURPOSES ONLY

Laboratory Project # 1

Lesson: Logic Control and Timing

Objective: To give the student practice in using the Logic Equations and Backplane Wire List.


Problem: Find the source of the RBRB control function. Find and list the source and distribution of all logic signals required to generate RBRB when the B-Register is addressed as memory location 000001.

Laboratory Project # 2

Lesson: Logic Control and Timing

Objective: To give the student practice in using Truth Tables and Boolean expressions.

Problem: 1. Write the Boolean expression for the circuit below:



2. Reduce the equation obtained in step 1 and construct the circuit for the new equation.
3. Construct a Truth Table for the circuits derived in steps 1 and 2.

Laboratory Project #3

Lesson: System Timing and Control

Objective: To ensure that the student is knowledgeable of the time relationship of certain control signals.

Problem: Draw a timing chart consisting of actual waveforms observed when viewing the following signals, (FETCH phase only):

- a. MRT
- b. MWT
- c. MST
- d. MRT
- e. RST
- f. RMSB

Procedure:

1. Store the instruction LDA 000100 in memory location 000100.
2. Load address 000100 into P & M Registers.
3. Depress PRESET and set the PHASE switch to LOOP.
4. Depress RUN.
5. Adjust the oscilloscope such that one time period equals one centimeter, i. e. $T_0 = 1 \text{ cm}$.

Laboratory Project #4

Lesson: Memory

Objective: To give the student experience in making the sense amplifier adjustment.

Problem: Properly adjust the sense amplifier circuits.

- Procedure:
1. Open the front cover from the HP 2116B Computer.
 2. With POWER off, disconnect the core stack connector from the Sense Amplifier board SA-0. Remove the board from the slot and install an Extender Board in its place. Then plug the Sense Amplifier board into the Extender, and reconnect the core stack to the Sense Amplifier using an Extender Cable. Switch POWER on.
 3. Set SWITCH REGISTER to 000000 and press LOAD MEMORY, LOAD ADDRESS, LOAD A and LOAD B.
 4. Set SWITCH REGISTER to 070000 and press LOAD A; then press SINGLE CYCLE once.
 5. Set PHASE switch to LOOP (rear of front panel).
 6. Set SWITCH REGISTER to 177777 and press LOAD A.
 7. Press RUN.

The Computer will run continuously with all T-Register lights on, indicating that 177777 is being stored in all memory locations.

8. Connect oscilloscope synchronization input to the test point on the Timing Generator Board.
9. Consecutively connect the oscilloscope vertical input to the collectors of the output transistor pairs (Q1/Q2, Q11/Q12, Q21/Q22, etc. through Q161/162) and adjust the corresponding balance adjustment (R7, R17, R27, etc. through R167) for the cleanest possible pulse. Use only the first displayed pulse for observation; disregard succeeding pulses. See Figure 2 for correct and incorrect waveforms.

Laboratory Project #4 (cont.)

10. Press HALT. Switch POWER off. Remove the Extender Board and Cable, install the Sense Amplifier board in its normal position, and set PHASE switch to NORM.
11. If the Computer has an 8K memory, repeat steps b through k using the other Sense Amplifier Board, SA-1.
12. Disconnect oscilloscope leads, and replace Computer cover.

Laboratory Project #5

- Lesson:** Input/Output System
- Objective:** To teach the student how to analyze I/O system failures and how to troubleshoot the I/O system.
- Problem:** While executing the accompanying program, the operator found the computer "hung" in a loop. He halted the computer and reinstated his program. The computer then read one character and "hung" in the same loop again.

SAMPLE PROGRAM FOR LABORATORY EXERCISE 5

Set B = 0
Set A = 0
Set 500 = 0
Set 600 = 10
Set 601 = 0
Set 10 = 016100 (JSB to 100)

MAIN PROGRAM
STARTING ADDRESS = 300
300 = 102100 (STF 00)
301 = 103710 (STF, CLF 10)
302 = 046500 (ADB 500)
303 = 046001 (ADB 01(B))
304 = 072600 (STA 600)
305 = 036601 (ISZ 601)
306 = 026302 (JMP 302)
307 = 026302 (JMP 302)

INTERRUPT SUB-ROUTINE
STARTING ADDRESS = 100
100 = RETURN ADDRESS
101 = 102510 (LIA 10)
102 = 103710 (STC, CLF 10)
103 = 126100 (JMP, I 100)

STUDY ASSIGNMENTS

- Section 1: Answer questions on pages 1-16, 1-22, and 1-45.
 Read pages 2-1 through 2-66
- Section 2: Answer questions on pages 2-3, 2-4, 2-23, 2-24, 2-40, 2-21,
 2-58, 2-59, 2-64 and 2-66.
 Read pages 3-1 through 3-26.
- Section 3: Answer questions on pages 3-7, 3-8, and 3-26.
 Read pages 4-1 through 4-36.
- Section 4: Answer questions on page 4-36.
 Read pages 5-1 through 5-42.
- Section 5: Answer questions on pages 5-30, 5-35 and 5-38.
 Read pages 6-1 through 6-43.
- Section 6: Answer questions on pages 6-8, 6-7, 6-19, 6-21, 6-41 and 6-43.
 Read pages 7-1 through 7-16.

HEWLETT  PACKARD

11000 WOLFE ROAD, CUPERTINO, CALIFORNIA 95014, TELEPHONE 408 257-7000, TWX 910-338-0221
EUROPE: 1217 MEYRIN-GENEVA, SWITZERLAND ● CABLE "HEWPACKSA" TEL. (022) 41.54.00