

IF JENKINSON  
GLEN IRIS, AUST

# COMPUTER MAINTENANCE COURSE

HEWLETT  PACKARD



3-32433E-04, 6, 869  
5-21470E-03, 7, 593  
2-55621F-02, 3, 232  
7-72474E-02, 9, 285  
• 205206 • 235357 •  
• 475037 • 534128 •  
• 527508 • 1, 00244, 1  
1, 49 308, 1, 57968, 1

VOL. I FUNDAMENTALS OF HARDWARE, SOFTWARE AND PROGRAMMING

**HP Computer Museum**  
**[www.hpmuseum.net](http://www.hpmuseum.net)**

**For research and education purposes only.**

**HEWLETT-PACKARD  
COMPUTER MAINTENANCE COURSE**

**VOLUME I**

**FUNDAMENTALS OF  
HARDWARE, SOFTWARE AND PROGRAMMING**

(HP STOCK NO. 5950-8703)



**-NOTICE-**

The information contained in this manual is for training purposes only. Consult the Hewlett-Packard documentation supplied with the computer for current information concerning the specific computer system furnished.

The information contained in this publication may not be reproduced in any form without the expressed consent of the Hewlett-Packard Company.

**COPYRIGHT HEWLETT-PACKARD COMPANY 1969**

*11000 Wolfe Road, Cupertino, California 95014 Area Code 408 257-7000 TWX 910-338-0221*



# Hewlett-Packard

## Fundamentals of Hardware, Software & Programming

### OBJECTIVES



1. INTRODUCE THE STUDENT TO THE BASIC ELEMENTS OF HP COMPUTER HARDWARE, SOFTWARE AND PROGRAMMING.
2. TEACH THE STUDENT HOW TO CREATE AND EXECUTE SIMPLE MACHINE AND ASSEMBLY LANGUAGE PROGRAMS.
3. PROVIDE THE STUDENT WITH "HANDS-ON" COMPUTER EXPERIENCE.
4. ACQUAINT THE STUDENT WITH THE COMPUTER USER'S ENVIRONMENT.

**LESSON I  
OBJECTIVES**

- I. INTRODUCE THE STUDENT TO THE BASIC ELEMENTS  
OF COMPUTER HARDWARE.
  
- II. INTRODUCE THE STUDENT TO NUMBER SYSTEMS &  
NUMBER SYSTEM CONVERSION TECHNIQUES.

**HP COMPUTERS ARE COMPACT**  
**GENERAL PURPOSE**  
**COMPUTERS**


*COMPUTERS OF THIS TYPE* \_\_\_\_\_

- I. CAN DO ARITHMETIC OPERATIONS
- II. CAN MAKE LOGICAL DECISIONS
- III. CAN RETAIN INFORMATION IN A MEMORY
- IV. CAN COMMUNICATE WITH THE OPERATOR IN SOME WAY

## IN ORDER TO COMMUNICATE WITH A COMPUTER, We Must Speak It's Language

ALL COMMUNICATION WITH A COMPUTER MUST BE IN BINARY  
FORM SINCE THE COMPUTER USES BI-STABLE DEVICES TO  
STORE INFORMATION.

WE CAN USE THE TWO DIGITS 0 & 1, TO REPRESENT THE TWO  
CONDITIONS OF ANY BI-STABLE DEVICE.





## INTRODUCTION TO NUMBER SYSTEMS

*HEWLETT - PACKARD* computers operate on numbers in binary form; therefore, it is essential that we:

1. REVIEW THE DECIMAL NUMBER SYSTEM
2. INTRODUCE THE BINARY AND OCTAL NUMBER SYSTEMS
3. INTRODUCE BINARY ARITHMETIC
4. INTRODUCE NUMBER SYSTEM CONVERSION METHODS
5. DISCUSS THE LIMITS OF THE COMPUTERS ABILITY TO HANDLE LARGE NUMBERS

## NUMBER SYSTEMS

0,1,2,3,4,5,6,7,8,9 ARE THE TEN NUMERALS OF THE DECIMAL SYSTEM. DECIMAL VALUES LARGER THAN 9 REQUIRE MORE THAN ONE DIGIT. FOR EXAMPLE, THE DECIMAL NUMBER 109 REALLY STANDS FOR:

$$\begin{array}{l} \underline{(1 \times 10^2) + (0 \times 10^1) + (9 \times 10^0)} \\ \text{(HUNDRED'S) + ( TEN'S ) + ( ONE'S )} \\ \underline{( 100 ) + ( 0 ) + ( 9 )} = 109_{10} \end{array}$$

IN GENERAL:

$$\text{ANY NUMBER} = N \times b^n + N \times b^{n-1} + \dots + N \times b^2 + N \times b^1 + N \times b^0$$

WHERE

N = DIGIT

b = BASE

$b^0 = 1$  (BY DEFINITION)

## BINARY NUMBERS

0 and 1 are the TWO numerals of the binary system. Binary values larger than 1 require more than one digit. For example, the BINARY number 1101101 really stands for:

$$(1 \times 2^6) + (1 \times 2^5) + (0 \times 2^4) + (1 \times 2^3) + (1 \times 2^2) + (0 \times 2^1) + (1 \times 2^0)$$

$$\begin{array}{cccccccc} \text{(SIXTY-FOUR'S)} & + & \text{(THIRTY-TWO'S)} & + & \text{(SIXTEEN'S)} & + & \text{(EIGHT'S)} & + & \text{(FOUR'S)} & + & \text{(TWO'S)} & + & \text{(ONE'S)} \end{array}$$

$$(64) + (32) + (0) + (8) + (4) + (0) + (1) = 109_{10}$$

*THEFORE:*

$$1101101_2 = 109_{10}$$

## OCTAL NUMBERS

0,1,2,3,4,5,6,7 ARE THE EIGHT NUMERALS OF THE OCTAL SYSTEM. OCTAL VALUES LARGER THAN 7 REQUIRE MORE THAN ONE DIGIT. FOR EXAMPLE, THE OCTAL NUMBER 155 REALLY STANDS FOR:

$$\underline{(1 \times 8^2) + (5 \times 8^1) + (5 \times 8^0)}$$

SIXTY  
( FOUR'S ) + ( EIGHT'S ) + ( ONE'S )

$$\underline{( 64 ) + ( 40 ) + ( 5 )} = 109_{10}$$


THEREFORE —

$$\underline{1101101_2} = \underline{155_8} = \underline{109_{10}}$$

## BINARY / OCTAL RELATIONSHIP


HEWLETT-PACKARD COMPUTERS HAVE 16 BINARY DIGITS. (BIT) WHEN BINARY DIGITS (BITS) ARE ARRANGED IN GROUPS OF 3, OCTAL VALUES CAN BE READ DIRECTLY.

(SIGN)




WHERE EACH = 0

AND EACH = 1



OCTAL



1-9


## NUMBER SYSTEM CONVERSION METHODS

PROGRAMMERS MUST LEARN THE FOLLOWING NUMBER SYSTEM  
CONVERSION TECHNIQUES:

<u>CONVERSION</u>	<u>METHOD</u>
BINARY TO OCTAL	BY INSPECTION
OCTAL TO BINARY	BY INSPECTION
OCTAL TO DECIMAL	BY FORMULA
DECIMAL TO OCTAL	BY FORMULA

### REMEMBER:

OCTAL IS USED TO REPRESENT BINARY NUMBERS MORE EFFICIENTLY



## OCTAL TO DECIMAL CONVERSION

● TO CONVERT THE OCTAL NUMBER 155 TO DECIMAL, PROCEED IN THE FOLLOWING WAY.

1. Multiply the most significant octal digit by 8
2. Add the next least significant octal digit, then multiply the result by 8
3. Continue using step 2 above until the least significant digit is reached
4. The least significant digit is added to the total but the result is NOT multiplied by 8.

EXAMPLE:

CONVERT 155<sub>8</sub> TO DECIMAL

$$\begin{array}{r}
 155 \\
 \times 8 \\
 \hline
 440 \\
 + 120 \\
 \hline
 104 \\
 + 5 \\
 \hline
 109_{10}
 \end{array}$$

DECIMAL RESULT

## DECIMAL TO OCTAL CONVERSION

TO CONVERT THE DECIMAL NUMBER 109 TO OCTAL PROCEED IN THE FOLLOWING WAY-

1. DIVIDE THE DECIMAL NUMBER BY 8 AND WRITE DOWN THE REMAINDER

$$8 \overline{)109} + 5 \text{ REMAINDER}$$

2. DIVIDE THE QUOTIENT OF THE PREVIOUS STEP BY 8 AND WRITE DOWN THE REMAINDER.

$$8 \overline{)13} + 5 \text{ REMAINDER}$$

3. REPEAT STEP 2 UNTIL THE "NEW" QUOTIENT BECOMES ZERO.

$$8 \overline{)1} + 1 \text{ REMAINDER}$$

↑  
READ  
OCTAL  
VALUE

4. THE OCTAL VALUE IS READ AS FOLLOWS:
- THE LAST REMAINDER IS THE MOST SIGNIFICANT OCTAL DIGIT.
  - THE FIRST REMAINDER IS THE LEAST SIGNIFICANT OCTAL DIGIT

$$109_{10} = 155_8$$



## BINARY ARITHMETIC

- *In the computer a special logic circuit performs addition using binary arithmetic. Actual computer numbers are 16 "BITS" long, however, for simplicity the following example uses only 6 "BITS."*

### EXAMPLE

$$\begin{array}{r}
 X \quad 001110 \\
 Y \quad 001101 \\
 \hline
 \text{sum} \quad 011011
 \end{array}$$

GENERATED  
CARRIES

### RULES OF BINARY ADDITION

CARRY (IN)	X	Y	SUM	CARRY (OUT)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

## TWO'S COMPLEMENT NUMBERS

HEWLETT-PACKARD COMPUTERS USE THE TWO'S COMPLEMENT ARITHMETIC TECHNIQUE. THE PROCESS OF "TWO'S COMPLEMENTATION" CHANGES A POSITIVE INTEGER VALUE TO NEGATIVE AND VICE-VERSA.

NOTE: IF SIGN = 0, NORMAL FORM (POSITIVE)  
IF SIGN = 1, TWO'S COMPLEMENT FORM (NEGATIVE)


FOR EXAMPLE:

SIGN	VALUE	
0	1 1 0 1 1	A NORMAL NUMBER (POSITIVE)
1	0 0 1 0 0	THE ONE'S COMPLEMENT { ALL 1's BECOME 0's ALL 0's BECOME 1's
0	0 0 0 0 1	ADD ONE
1	0 0 1 0 1	THE TWO'S COMPLEMENT (NEGATIVE)

## COMPLEMENTATION TECHNIQUES

*The decimal number 109<sub>10</sub> when converted to octal appears as 155<sub>8</sub>. The example shows the two's complement operation performed on this value.*

EXAMPLE:

<u>SIGN</u>	<u>BINARY</u>		<u>OCTAL</u>
0	000 000 001 101 101	( POSITIVE )	0 00155
1	111 111 110 010 010	( ONE'S COMPLEMENT )	1 77622
0	000 000 000 000 001	( ADD ONE )	0 00001
1	111 111 110 010 011	( NEGATIVE TWO'S COMPLEMENT )	1 77623

NOTE

THE MOST SIGNIFICANT OCTAL DIGIT REPRESENTS A SINGLE BIT. TO COMPLEMENT WITH OCTAL NUMBERS REMEMBER —

- 1 — COMPLEMENT THE SIGN DIGIT. (1 or 0)
- 2 — TAKE THE EIGHTS COMPLEMENT ON THE REMAINING DIGITS.

## NEGATIVE NUMBER CONVERSIONS


TO CONVERT A NEGATIVE DECIMAL NUMBER TO 16 BIT MACHINE FORM.

1. ASSUME THE DECIMAL VALUE IS POSITIVE
2. CONVERT TO OCTAL FORM
3. TAKE THE TWO'S COMPLEMENT. (OR EIGHT'S COMPLEMENT)

TO CONVERT TWO'S COMPLEMENT NUMBERS TO DECIMAL FORM.


1. TAKE THE TWO'S COMPLEMENT.
2. CONVERT TO DECIMAL
3. AFFIX A MINUS SIGN TO THE DECIMAL RESULT

## BASIC ELEMENTS OF COMPUTER HARDWARE



## THE COMPUTER WORD

AN -HP- COMPUTER WORD IS A GROUP OF 16 BITS




**COMPUTER WORDS ARE USED TO REPRESENT:**

- 1 DATA (NUMERIC AND ALPHABETIC)
- 2 COMPUTER INSTRUCTIONS
- 3 COMPUTER MEMORY ADDRESSES


## MEMORY

THE MEMORY OF A COMPUTER CONSISTS OF SOME NUMBER OF "MEMORY LOCATIONS"

EACH MEMORY LOCATION IS IDENTIFIED BY A "UNIQUE ADDRESS" EACH MEMORY LOCATION CONTAINS 16 BITS — THE "COMPUTER WORD" SIZE.




## CORE MEMORY



4096 - Word  
Core Module


17 CORE PLANES PER  
MODULE. EACH CORE PLANE  
SUPPLIES ONE BIT OF THE  
COMPUTER WORD. (16 DATA  
BITS + PARITY BIT).



Memory Plane

4096 CORES PER MEMORY  
PLANE. ONLY ONE CORE ON  
EACH PLANE IS INTERROGATED  
WHEN A MEMORY LOCATION  
IS ADDRESSED.





*THREE KINDS OF COMPUTER WORDS  
IN A MEMORY LOCATION*

**Data words** \_\_\_\_\_ store data used in computations such as: 5, 10, +32767, AB, CD, -32767.

**Instruction words** \_\_\_\_\_ are orders that tell the machine what to do—such as add, shift or store data.

**Address words** \_\_\_\_\_ are used to specify a 15 bit memory address value in the range  $0 - 32767_{10}$

## TYPES OF COMPUTER INSTRUCTIONS

THERE ARE THREE TYPES OF COMPUTER INSTRUCTIONS —

✓ *Memory Reference*


✓ *Register Reference*

✓ *Input / output*

### MEMORY REFERENCE INSTRUCTION

— USED FOR —


- READING DATA FROM MEMORY
- STORING DATA IN MEMORY
- ARITHMETIC OPERATIONS
- LOGIC OPERATIONS
- ALTERATION OF PROGRAM COUNTER
- CONTROLLING PROGRAM LOOPS



SELECTS 1 OF 14 INSTRUCTIONS      SPECIFIES THE MEMORY WORD ADDRESS  
 AND DETERMINES ADDRESSING MODE

## REGISTER REFERENCE INSTRUCTION

- MOVE DATA WITHIN AND BETWEEN ACCUMULATORS
- CLEAR OR COMPLEMENT ACCUMULATORS
- TEST BITS IN ACCUMULATORS



## INPUT OUTPUT INSTRUCTIONS

- READ DATA FROM DEVICES
- OUTPUT DATA TO DEVICES
- CHECK STATUS OF DEVICES

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP						SUB OP					I/O SELECT CODE				

SELECTS INSTRUCTION GROUP

DETERMINES SPECIFIC OPERATION TO BE PERFORMED.

IDENTIFIES WHICH INPUT OR OUTPUT DEVICE THE INSTRUCTION REFERS TO.

## **FIVE BASIC WORD FORMATS—**

ARE USED IN HP COMPUTERS TO REPRESENT INSTRUCTIONS, ADDRESSES AND DATA.

### **1. Memory Reference Instruction**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D/I											WORD ADDRESS				
OP											Z/C				

### **2. Register Reference Instruction**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP											MICRO OP				

### **3. Input-output Instruction**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP											SUB OP				
											SELECT CODE				

### **4. Full Address**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D/I											PAGE ADDRESS				
											WORD ADDRESS				


### **5. Data (single-precision fixed point)**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN											INTEGER				

# THE COMPUTER -

CANNOT TELL AN INSTRUCTION WORD APART FROM A DATA WORD. THE PROGRAMMER MUST KNOW WHICH LOCATIONS HOLD INSTRUCTIONS AND WHICH LOCATIONS HOLD DATA. THE PROGRAMMER USES ADDRESS WORDS TO SPECIFY A GIVEN MEMORY LOCATION.

MEMORY LOCATION  
(OCTAL ADDRESS)



MEMORY UNIT


CONTROL UNIT

ARITHMETIC UNIT


INPUT/OUTPUT UNIT

**HP COMPUTER**

**BLOCK DIAGRAM**








*THE R-S-T BUS SYSTEM IS USED TO TRANSFER DATA AND CONTROL BETWEEN VARIOUS COMPUTER UNITS*

## APPLICATION OF RST BUS SYSTEM

THE ADDITION HARDWARE. THERE ARE 16 R,S,T BUSES AND 16 ADDERS, ONE BUS AND ONE ADDER FOR EACH BIT IN THE COMPUTER DATA WORDS (16 BITS).



THIS REQUIRES 16 A and B FLIP-FLOPS TO MAKE UP THE A and B ACCUMULATORS.

## THE CONTROL UNIT REGISTERS

**T** - **TRANSFER REGISTER** - READS AND STORES CONTENTS  
READ FROM OR WRITTEN INTO MEMORY

**I** - **INSTRUCTION REGISTER** - STORES INSTRUCTION CODES  
FROM T-REGISTER THAT ARE USED TO CONTROL  
MACHINE OPERATION.

**M** - **MEMORY ADDRESS REGISTER** - ADDRESSES A MEMORY  
LOCATION TO FETCH INSTRUCTION AND/OR DATA

**P** - **PROGRAM COUNTER** - HOLDS ADDRESS OF NEXT  
SEQUENTIAL INSTRUCTION

<u>MEMORY LOCATION</u>	<u>INSTRUCTION</u>	<u>DATA LOCATION</u>
1000	LDA	100
1001	ADA	101
1002	STA	102


## THE ARITHMETIC UNIT

### THE ARITHMETIC UNIT CONSISTS OF

- 1** A AND B REGISTERS (ACCUMULATOR) WHICH ACCUMULATE DATA AND RESULTS OF ARITHMETIC OPERATIONS. THE A REGISTER MAY ALSO PERFORM THE "AND, IOR AND XOR" LOGIC FUNCTIONS.
- 2** LOGIC CIRCUITS WHICH ADD, AND, INCLUSIVE OR, EXCLUSIVE OR, SHIFT, AND COMPLEMENT DATA.




# INSTRUCTION LOGIC BLOCK DIAGRAM



**INTERFACE CARDS CONTAIN**

- 1** INPUT/OUTPUT BUFFER
- 2** FLAG FLIP FLOP
- 3** CONTROL FLIP FLOP






## HP INTERFACE CARD



I/O INTERFACE CARDS ARE SIMPLE TO INSTALL OR REARRANGE






## FUNCTION

- PUSH-ON PUSH-OFF SWITCH FOR COMPUTER POWER ON-OFF
- CONTENTS OF MEMORY NOT AFFECTED BY SWITCHING POWER OFF AND ON.
- CONTENTS OF WORKING REGISTERS ARE LOST WHEN POWER GOES OFF


## PANEL CONTROLS



### FUNCTION


- PRESETS COMPUTER TO FETCH PHASE
- TURNS OFF INTERRUPT SYSTEM
- RESETS ALL INPUT/OUTPUT CONTROL BITS
- SETS ALL INPUT/OUTPUT FLAG BITS
- RESETS PARITY ERROR INDICATION
- INTERNAL PRESET PULSE IS GENERATED, WHEN POWER IS TURNED ON

### PANEL CONTROLS




## FUNCTION

Load switch – register into A or B  
REGISTERS




A & B REGISTERS



## PANEL CONTROLS


# FUNCTION

Load S - REGISTER into P and M REGISTERS



LOAD ADDRESS


P & M REGISTERS



# PANEL CONTROLS

## FUNCTION



LOCATION OF STORED DATA SPECIFIED BY  
M-REGISTER  
P&M-REGISTERS ARE INCREMENTED BY ONE  
STORED DATA DISPLAYED IN T-REGISTER




## PANEL CONTROLS

## FUNCTION

SWITCH REGISTER data loaded  
into core address indicated by M-  
REGISTER.  
P&M REGISTER are incremented  
by one  
Stored data displayed in T-REGISTER




## PANEL CONTROLS



## FUNCTION

START OPERATION AT CURRENT  
STATE OF COMPUTER.



## STATUS


- ON**
- Program is running
  - All panel switches (except, Halt, Power, & Loader ) disabled

- LIGHT**
- OFF**
- Halt is pressed
  - HLT instruction is executed
  - Parity error occurs (memory parity option)
  - Abnormal change of internal power supplies

## PANEL CONTROLS








**FUNCTION**

COMPLETES THE INDICATED MACHINE PHASE  
EACH TIME THE SWITCH IS DEPRESSED

**PANEL CONTROLS**



**FUNCTION**

PROTECT LAST 64 LOCATIONS OF MEMORY

LOADER ENABLED

PROTECTED

**STATUS**

ENABLED-BLOCK OF MEMORY CAN BE READ OR LOADED

SWITCH POSITIONS

PROTECTED-BLOCK OF MEMORY IS DISABLED

**PANEL CONTROLS**

## FRONT PANEL CONSOLE

T-REGISTER MEMORY DATA

○ | ○ ○ ○ ○ | ○ ○ ○ ○ | ○ ○ ○ ○ | ○ ○ ○ ○

P-REGISTER PROGRAM COUNTER

○ | ○ ○ ○ ○ | ○ ○ ○ ○ | ○ ○ ○ ○ | ○ ○ ○ ○

M-REGISTER MEMORY ADDRESS

○ | ○ ○ ○ ○ | ○ ○ ○ ○ | ○ ○ ○ ○ | ○ ○ ○ ○

A-REGISTER ACCUMULATOR

○ | ○ ○ ○ ○ | ○ ○ ○ ○ | ○ ○ ○ ○ | ○ ○ ○ ○

B-REGISTER ACCUMULATOR

○ | ○ ○ ○ ○ | ○ ○ ○ ○ | ○ ○ ○ ○ | ○ ○ ○ ○

15 ○ ○ ○ ○ 14 ○ ○ ○ ○ 13 ○ ○ ○ ○ 12 ○ ○ ○ ○ 11 ○ ○ ○ ○ 10 ○ ○ ○ ○ 9 ○ ○ ○ ○ 8 ○ ○ ○ ○ 7 ○ ○ ○ ○ 6 ○ ○ ○ ○ 5 ○ ○ ○ ○ 4 ○ ○ ○ ○ 3 ○ ○ ○ ○ 2 ○ ○ ○ ○ 1 ○ ○ ○ ○ 0 ○ ○ ○ ○

[PARITY HALT]

EXTEND OVERFLOW FETCH INDIRECT EXECUTE INTERRUPT

LOADER ENABLED



PRESET

RUN

HALT

LOAD MEMORY

LOAD A

LOAD B

LOAD ADDRESS

DISPLAY MEMORY

SINGLE CYCLE



PROTECTED

15 ○ 14 ○ 13 ○ 12 ○ 11 ○ 10 ○ 9 ○ 8 ○ 7 ○ 6 ○ 5 ○ 4 ○ 3 ○ 2 ○ 1 ○ 0 ○

SWITCH REGISTER

INDICATES 2115A FUNCTION

## THE PHASES OF MACHINE OPERATION

FETCH → COMPUTER WILL FETCH INSTRUCTION FROM MEMORY.

INDIRECT → COMPUTER WILL OBTAIN A 15 BIT ADDRESS FROM MEMORY.


EXECUTE → COMPUTER WILL OBTAIN A 15 BIT OPERAND FROM MEMORY AND COMPLETE THE REQUIRED COMPUTER INSTRUCTION.

INTERRUPT → INTERRUPT HALTS THE NORMAL PROGRAM SEQUENCE AND FORCES THE COMPUTER TO FETCH ITS NEXT INSTRUCTION FROM ONE OF THE INTERRUPT ADDRESSES.

## MACHINE PHASES & TIME PERIODS

THE BASIC MACHINE CYCLE IS 1.6 MICROSECONDS LONG  
A MACHINE CYCLE IS FURTHER DEFINED BY THE  
PHASE AND TIME PERIOD.

PHASE 1 (FETCH PHASE)




PHASE 2 (INDIRECT PHASE)



PHASE 3 (EXECUTE PHASE) (NOT ISZ)



PHASE 3 (EXECUTE PHASE) (ISZ)




PHASE 4 (INTERRUPT) \*

\* NO MEMORY CYCLE


THE BASIC COMPUTER WILL ALWAYS BE IN ONE AND  
ONLY ONE MACHINE PHASE AT ANY GIVEN TIME.

# INSTRUCTION EXECUTION SEQUENCE



a. Instruction is Read from Memory


INSTRUCTION IN LOCATION 100 - FETCH PHASE




b. End of Fetch Phase

## INSTRUCTION EXECUTION Con't

*EXAMPLE*  
LDA J = 060200



c. Instruction is Executed  
INSTRUCTION IN LOCATION 100 - EXECUTE PHASE



d. End of Execute Phase






**LESSON II**  
**OBJECTIVES**

- I. INTRODUCE THE STUDENT TO THE BASIC ELEMENTS OF MACHINE LANGUAGE PROGRAMMING
- II. GIVE THE STUDENT PRACTICE IN THE USE OF MACHINE LANGUAGE INSTRUCTIONS.




## A COMPUTER PROGRAM

FAR FROM BEING A GIANT "BRAIN," A COMPUTER MUST BE TOLD TO DO EVERYTHING. WE TELL COMPUTERS WHAT TO DO BY WRITING PROGRAMS OF INSTRUCTIONS. THE INSTRUCTIONS ARE THEN STORED IN THE COMPUTER'S MEMORY. BY REFERRING TO ITS MEMORY, EACH INSTRUCTION IS EXECUTED IN SEQUENCE UNTIL THE "PROGRAM" IS COMPLETED.


- 
- 1 - TURN OFF ALARM CLOCK
  - 2 - GET UP
  - 3 - BRUSH TEETH
  - 4 - WASH FACE
  - 5 - SHAVE
  - 6 - GET DRESSED
  - 7 - HAVE BREAKFAST
  - 8 - KISS WIFE
  - 9 - DRIVE TO WORK

## INTRODUCTION TO FLOWCHARTING

THE MOST DIFFICULT PART OF COMPUTER PROGRAMMING IS DEFINING EXACTLY WHAT IS TO BE DONE. FLOWCHARTING HELPS TO REMOVE AMBIGUITY BEFORE THE PROGRAM IS WRITTEN.



FLOWCHARTS CAN BE MADE MORE MEANINGFUL IF STANDARD SYMBOLS AND TECHNIQUES ARE USED.



# FLOWCHART EXAMPLE

## MACHINE LANGUAGE PROGRAMMING OPERATIONS

THE PROBLEM OF TURNING A FLOWCHART PROBLEM SOLUTION INTO A COMPUTER PROGRAM IS REFERRED TO AS "CODING".

**PROBLEM :**

"CODING" DIRECTLY IN MACHINE LANGUAGE IS VERY DIFFICULT.

**THE ANSWER :**

CODE THE PROGRAM IN MNEMONIC SYMBOLS  
AND, AFTER THE COMPLETE SOLUTION IS "CODED", TRANSLATE  
THE MNEMONICS INTO MACHINE LANGUAGE (BINARY)

THE MNEMONICS WE WILL USE ARE THOSE THAT CAN BE TRANSLATED BY THE ASSEMBLER SOFTWARE PROGRAM.



## MNEMONIC CODES

THE MACHINE INSTRUCTION TO CLEAR THE "A" REGISTER IS

0 000 010 100 000 000  
 0 0 2 4 0 0

THIS INSTRUCTION IS ASSIGNED THE 3 LETTER MNEMONIC CODE CLA.

SIMILARLY EACH COMPUTER INSTRUCTION  
IS ASSIGNED A MNEMONIC CODE \_\_\_\_\_

### OTHER EXAMPLES

<u>MNEMONIC</u>	<u>INSTRUCTION</u>	<u>MEANING</u>
CLB	006400	CLEAR "B" REGISTER
CMA	003000	COMPLEMENT "A" REGISTER

## SYMBOLIC LABELS

THE TERM LABEL APPEARS ON THE CODING FORM AS:

LABEL    OP CODE    OPERAND

LABEL - A SYMBOLIC LABEL IS AN ALPHANUMERIC SYMBOL, OF 5 CHARACTERS OR LESS, THAT IS USED TO REPRESENT THE MEMORY ADDRESS OF THE INSTRUCTION OR DATA THAT APPEARS ON THE SAME LINE ON THE CODING FORM.

EXAMPLE:

<u>LABEL</u>	<u>OP CODE</u>	<u>OPERAND</u>
	LDA	SAM
SAM	OCT	7



## OP CODE

THE TERM OP CODE APPEARS ON THE CODING FORM AS :

LABEL    OP CODE    OPERAND

OP CODE - THE OP CODE REFERS TO THE MNEMONIC CODE ASSIGNED TO EACH COMPUTER INSTRUCTION. ALL MNEMONIC CODES HAVE 3 LETTERS. THE MNEMONIC CODE "OCT" REFERS TO AN OCTAL CONSTANT.

EXAMPLE:

<u>LABEL</u>	<u>OP CODE</u>	<u>OPERAND</u>
	CLA	
	.	
OCT		7

## SYMBOLIC OPERANDS

THE TERM OPERAND APPEARS ON THE CODING FORM AS:

LABEL    OP CODE    OPERAND

OPERAND - A SYMBOLIC TERM THAT DEFINES THE ADDRESS OF A MEMORY LOCATION, OR A NUMERIC TERM THAT DEFINES A MEMORY CONSTANT VALUE.

EXAMPLE:

<u>LABEL</u>	<u>OP CODE</u>	<u>OPERAND</u>
	LDA	SAM
SAM	OCT	7

## SELECTED INSTRUCTION SHEET

### MEMORY REFERENCE INSTRUCTIONS

MNEMONIC	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	D/I	OP-CODE			A/B	Z/C	WORD ADDRESS									
AND	*	0	0	1	0	*	X	X	X	X	X	X	X	X	X	X
JSB	*	0	0	1	1	*	X	X	X	X	X	X	X	X	X	X
JMP	*	0	1	0	1	*	X	X	X	X	X	X	X	X	X	X
ISZ	*	0	1	1	1	*	X	X	X	X	X	X	X	X	X	X
ADA	*	1	0	0	0	*	X	X	X	X	X	X	X	X	X	X
ADB	*	1	0	0	1	*	X	X	X	X	X	X	X	X	X	X
CPA	*	1	0	1	0	*	X	X	X	X	X	X	X	X	X	X
CPB	*	1	0	1	1	*	X	X	X	X	X	X	X	X	X	X
LDA	*	1	1	1	0	*	X	X	X	X	X	X	X	X	X	X
LDB	*	1	1	1	1	*	X	X	X	X	X	X	X	X	X	X
STA	*	1	1	1	0	*	X	X	X	X	X	X	X	X	X	X
STB	*	1	1	1	1	*	X	X	X	X	X	X	X	X	X	X

NOTE: D/I, A/B Z/C ARE CODED 0/1

### ALTER-SKIP INSTRUCTIONS

CLA (002400)	CLB (006400)
CMA (003000)	CMB (007000)
INA (002004)	INB (006004)
SSA (002020)	SSB (006020)
SZA (002002)	SZB (006002)
SLA (002010)	SLB (006010)

### SHIFT-ROTATE INSTRUCTIONS


ARS (001100)	BRS (005100)
ALS (001000)	BLS (005000)
RAL (001200)	RBL (005200)
RAR (001300)	RBR (005300)
ERA (001500)	ERB (005500)
ELA (001600)	ELB (005600)
ALF (001700)	BLF (005700)

### INPUT-OUTPUT INSTRUCTIONS

MIA (1024XX)	MIB (1064XX)
LIA (1025XX)	LIB (1065XX)
OTA (1026XX)	OTB (1066XX)
HLT (1020XX)	CLF (1031XX)
STC (1027XX)	STC,C (1037XX)
SFS (1023XX)	STF (1021XX)


NOTE: XX DENOTES OCTAL SELECT CODE.

## THE LOAD INSTRUCTION



INSTRUCTION  
[ LDA/B Y ]


LOAD THE SPECIFIED REGISTER WITH THE CONTENTS OF MEMORY LOCATION Y; WHERE Y IS ANY MEMORY LOCATION. THE CONTENTS OF LOCATION Y ARE NOT CHANGED. THE PREVIOUS CONTENTS OF THE SPECIFIED REGISTER ARE LOST.






## MEMORY REFERENCE INSTRUCTION

OP CODE	OPERAND	LOCATION	CONTENTS
LDA	Y	103	060113



SINCE ONLY 10 BITS ARE RESERVED FOR THE OPERAND ADDRESS, WE CAN ONLY DIRECTLY ACCESS  $1024_{10}$  WORDS  $[2^{10} = 1024_{10}]$

## MEMORY ADDRESSES (8K)



EACH PAGE CONTAINS 1024<sub>10</sub> LOCATIONS

MODULE	PAGE	OCTAL	
		FROM	TO
BASIC	0	0	017777
"	1	02000	037777
"	2	04000	057777
"	3	06000	077777
SECOND	4	10000	117777
"	5	12000	137777
"	6	14000	157777
"	7	16000	177777

## MEMORY ADDRESS REGISTER

### MEMORY


6000 - 7777
4000 - 5777
2000 - 3777
0000 - 1777

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D/I								PAGE ADDRESS							
WORD ADDRESS															


3	0000 - 1777
2	0000 - 1777
1	0000 - 1777
0	0000 - 1777



## MEMORY ADDRESSING MODES




①




ZERO PAGE  
(BIT 10=0)

②



CURRENT PAGE  
(BIT 10=1)


③



INDIRECT  
(BIT 15=1)

# MEMORY REFERENCE INSTRUCTION DECODING

CURRENT PAGE




## INSTRUCTION REGISTER MEMORY ADDRESS REGISTER

- NOTES:
- 1 Instruction transferred from memory to the T-REGISTER.
  - 2 BITS 10-15 transferred from T-REG. to the I-REG.
  - 3 BITS 0-9 from T-REG are merged with BITS 10-15 of the M-REG.

# MEMORY REFERENCE INSTRUCTION DECODING

ZERO PAGE




NOTES:

- ① Instruction transferred from memory to the T-REGISTER.
- ② BITS 10-15 transferred from T-REG to the I-REG.
- ③ BITS 0-9 transferred from T-REG to the M-REG AND BITS 10-15 of M-REG are cleared to zero.

# MEMORY REFERENCE INSTRUCTION DECODING

## INDIRECT PART I



① INSTRUCTION REGISTER


② MEMORY ADDRESS REGISTER

NOTES:

- ① Instruction transferred from memory to the T-REGISTER
- ② BITS 10-15 transferred from T-REG. to the I-REG.
- ③ BITS 0-9 from T-REG. are merged with bits 10-15 of the M-REG. BIT 15 of I-REG. = 1 causes another memory cycle to begin.

# MEMORY REFERENCE INSTRUCTION DECODING

## INDIRECT PART II




### MEMORY ADDRESS REGISTER


NOTES:

- 4 The 15 BIT address is transferred from memory to the "T"-REGISTER
  - 5 BITS 0-15 transferred from T-REG. to the M-REG.
- I-REG IS NOT CHANGED      2-21

# MEMORY ADDRESSING REVIEW



MEMORY ADDRESSING ( DIRECT )



MEMORY ADDRESSING ( INDIRECT )

## ADDRESSABLE REGISTER

A UNIQUE FEATURE OF H-P COMPUTERS IS THE ABILITY TO ADDRESS THE "A" OR "B" REGISTERS DIRECTLY. THE METHOD USED TO PROVIDE THIS FEATURE WAS TO MAKE REGISTER "A" SYNONYMOUS WITH MEMORY ADDRESS 0 AND REGISTER "B" SYNONYMOUS WITH MEMORY ADDRESS 1.

### THEREFORE

MEMORY ADDRESS 0 IS THE "A" REGISTER.  
MEMORY ADDRESS 1 IS THE "B" REGISTER.

### EXAMPLE

LOAD THE "A" REGISTER WITH THE CONTENTS OF THE "B" REGISTER.

<u>MNEMONIC</u>	<u>MACHINE CODE</u>
LDA 1	060001

## THE SELECTED INSTRUCTION GROUP

THE HP COMPUTERS HAVE A TOTAL OF 68 BASIC INSTRUCTIONS.  
THE INSTRUCTIONS ARE CATEGORIZED AS FOLLOWS:


MEMORY REFERENCE (2 MEMORY CYCLE)	14
REGISTER REFERENCE (1 MEMORY CYCLE)	41
INPUT-OUTPUT (1 MEMORY CYCLE)	13
	<u>total 68</u>

IN ORDER TO ELIMINATE CONFUSION AND CONCENTRATE ON PROGRAMMING A SUB-SET OF THE TOTAL INSTRUCTION GROUP WERE SELECTED FOR THIS COURSE. THESE INSTRUCTIONS FORM A GROUP THAT IS REPRESENTATIVE OF THE TOTAL INSTRUCTION SET.

THE SELECTED GROUP BREAKDOWN	
MEMORY REFERENCE	12
REGISTER REFERENCE	26
INPUT-OUTPUT	12
	<u>total 50</u>





## THE STORE INSTRUCTION




INSTRUCTION

[STA/B Y]

STORE THE CONTENTS OF THE SPECIFIED REGISTER IN MEMORY LOCATION Y; WHERE Y IS ANY MEMORY LOCATION. THE CONTENTS OF THE SPECIFIED REGISTER ARE NOT CHANGED. THE PREVIOUS CONTENTS OF MEMORY LOCATION Y ARE LOST.




## THE ADD INSTRUCTION




INSTRUCTION TO THE CONTENTS OF THE SPECIFIED REGISTER ADD THE CONTENTS OF MEMORY LOCATION Y. THE RESULTS ARE LEFT IN THE SPECIFIED REGISTER. THE CONTENTS OF LOCATION Y ARE NOT CHANGED. THE OVERFLOW REGISTER OR THE EXTEND REGISTER MAY BE SET TO 1 AS A RESULT OF THIS INSTRUCTION.

[ ADA/B Y ]




## POSITIVE OVERFLOW




INSTRUCTION  
[ ADA/B Y ]

POSITIVE OVERFLOW CASE. THE CARRY IN TO BIT 15  
CHANGES THE SIGN. THE ADDITION OF TWO POSITIVE  
NUMBERS CANNOT PRODUCE A NEGATIVE RESULT THE  
OVERFLOW LAMP IS ON.






## ADDITION OF + AND - NUMBERS



INSTRUCTION  
[ ADA/B Y ]

A POSITIVE NUMBER ADDED TO A NEGATIVE NUMBER  
(OR THE CONVERSE) WILL NEVER SET THE OVERFLOW  
CONDITION. IT IS POSSIBLE HOWEVER TO SET "E"  
TO 1 WITHOUT THE OVERFLOW CONDITION.




**TABLE OF CONDITIONS**  
(STATUS OF "OVF" & "E" REGISTERS)

MEMORY	A/B REGISTER	RESULT	"OVFLO"	"E" REGISTER
+	+	+	NO	0
+	+	-	YES	0
+	-	±	NO	1 OR 0
-	+	±	NO	1 OR 0
-	-	-	NO	1
-	-	+	YES	1

OVFLO, "E" REGISTERS CAN BE SET BY ADD OR IN-  
CREMENT INSTRUCTIONS.

## THE HALT INSTRUCTION



①


"T" REGISTER

### INSTRUCTION

[ HLT (SC) ]

THIS INSTRUCTION WILL HALT THE COMPUTER. THE INSTRUCTION WILL BE DISPLAYED IN THE "T" REGISTER. THE (SC) OPTION ALLOWS THE SELECTION OF I/O ADDRESSES 0-77<sub>8</sub>.


- ① SHOWS HALT INSTRUCTION DISPLAY, NO (SC).
- ② SHOWS HALT INSTRUCTION DISPLAY (SC=77<sub>8</sub>).



②


"T" REGISTER

## THE JUMP INSTRUCTION



INSTRUCTION  
[ JMP Y ]

THE JMP INSTRUCTION WILL CAUSE THE COMPUTER TO FETCH ITS NEXT INSTRUCTION FROM MEMORY LOCATION Y. EXECUTION OF THE JMP IS ESSENTIALLY A REGISTER TRANSFER FROM "T" TO "P". IF THE JMP IS DIRECT, THE LOW ORDER 10 BITS (0-9) TRANSFER FROM REGISTER "T" TO REGISTER "P".





## BASIC INSTRUCTION REVIEW

WE HAVE INTRODUCED 5 BASIC MACHINE INSTRUCTIONS AND HOW EACH WORKS INDIVIDUALLY. PROGRAMS ARE GROUPS OF INSTRUCTIONS ARRANGED TO DO A SPECIFIC JOB.

### INSTRUCTION REVIEW -

LDA/B Y - LOAD THE A OR B REGISTER FROM MEMORY.  
STA/B Y - STORE THE A OR B REGISTER TO MEMORY.  
ADA/B Y - ADD TO THE A OR B REGISTER FROM MEMORY.  
HLT (SC) - HALT THE COMPUTER.  
JMP Y - JUMP OR TRANSFER TO MEMORY LOCATION Y.

## A SAMPLE PROBLEM


**PROBLEM** - WRITE A PROGRAM TO COMPUTE  $I = J + K$   
WHERE  $J = 1372_8$  AND  $K = 2347_8$ .

### **SOLUTION**


- Step 1** - DRAW A SIMPLE FLOW CHART SOLUTION.
- Step 2** - WRITE THE PROGRAM ON THE CODING FORM.  
MNEMONICS REPRESENT THE INSTRUCTIONS,  
AND LETTERS (SUCH AS J AND I ABOVE)  
REPRESENT MEMORY LOCATIONS.
- Step 3** - USING THE CODING FORM, CONVERT THE  
MNEMONICS AND LETTERS FROM STEP 2  
INTO THE ACTUAL MACHINE INSTRUCTIONS.
- Step 4** - LOAD THE PROGRAM INTO THE COMPUTERS  
MEMORY.
- Step 5** - EXECUTE THE PROGRAM.

# A SAMPLE FLOW CHART SOLUTION

PROBLEM - SOLVE  $I = J + K$



## WRITING THE PROGRAM



LABEL	OP CODE	OPERAND	
A	LDA	K	
	ADA	J	
	STA	I	
	HLT		
	JMP	A	002347
	OCT		001372
	OCT		000000
K			
J			
I			

## ENCODE THE PROGRAM

LABEL	OP CODE	OPERAND	LOCATION <sub>8</sub>	CONTENTS <sub>8</sub>
A	LDA	K	060000	062005
	ADA	J	060001	042006
	STA	I	060002	072007
	HLT		060003	102000
	JMP	A	060004	026000
K	OCT	0002347	060005	002347
J	OCT	0001372	060006	001372
I	OCT	00000000	060007	000000

THIS PROGRAM WAS ARBITRARILY ASSIGNED A STARTING ADDRESS OF 6000<sub>8</sub>.

### ENCODE THE PROGRAM

- 1 - ASSIGN EACH PROGRAM INSTRUCTION OR DATA VALUE A SEQUENTIAL MEMORY LOCATION.
- 2 - FIND THE OCTAL EQUIVALENT OF THE OP CODE.
- 3 - IF MEMORY REFERENCE, DETERMINE THE OCTAL MEMORY ADDRESS.
- 4 - WRITE THE COMPLETE INSTRUCTION USING 6 OCTAL DIGITS.


## LOADING THE PROGRAM

LABEL	OP CODE	OPERAND	LOCATION <sub>8</sub>	CONTENTS <sub>8</sub>
A	LDA	K	06000	062005
	ADA	J	06001	042006
	STA	I	06002	072007
	HLT		06003	102000
	JMP	A	06004	026000
	OCT	002347	06005	002347
K	OCT	001372	06006	001372
J	OCT	000000	06007	000000
I	OCT			

1. SET THE SWITCH REGISTER TO 6000<sub>8</sub> (THE STARTING ADDRESS)
2. PUSH THE "LOAD ADDRESS" BUTTON. (REGISTERS P&M = 6000)
3. SET THE FIRST (NEXT) INSTRUCTION IN THE SWITCH REGISTER.
4. PUSH THE "LOAD MEMORY" BUTTON.
5. REPEAT STEPS 3 AND 4 FOR THE REMAINING INSTRUCTIONS.

*NOTE: EACH TIME THE LOAD MEMORY BUTTON IS DEPRESSED  
REGISTERS P&M ARE AUTOMATICALLY INCREMENTED BY 1.*

# EXECUTING THE PROGRAM



REMARKS

"P" AND "M" ARE ALWAYS EQUAL AT START OF FETCH.




INDIRECT ADDRESS UPDATES THE VALUE OF "M".

CONTENTS OF "M" YIELD THE OPERAND ADDRESS AT THIS POINT.

NO INDIRECT, NO OPERAND, IS A SINGLE PHASE INSTRUCTION.


## CLEAR ACCUMULATOR



INSTRUCTION

[ CLA / CLB ]

CLEAR THE INDICATED REGISTER. ALL 16 BITS ARE SET TO 0. OVFLO, 'E' ARE NOT AFFECTED.











### SKIP SIGN POSITIVE



INSTRUCTION  
 [ SSA/SSB ]

X = 1 OR 0

THIS INSTRUCTION TESTS THE CONTENTS OF BIT POSITION 15. IF 15=0 (POSITIVE) THE NEXT SEQUENTIAL INSTRUCTION IS SKIPPED. IF BIT POSITION 15=1 (NEGATIVE) THE NEXT SEQUENTIAL INSTRUCTION IS EXECUTED. THE CONTENTS OF A, B, E OR OVFL0 ARE NOT AFFECTED BY THIS INSTRUCTION.







## INSTRUCTION REVIEW

WE CAN NOW ADD 6 REGISTER REFERENCE INSTRUCTIONS TO THE BASIC MEMORY REFERENCE INSTRUCTIONS INTRODUCED PREVIOUSLY.


### ALTER-SKIP GROUP

#### REGISTER REFERENCE INSTRUCTIONS

CLA	—	CLEAR THE "A" REGISTER
CMA	—	COMPLEMENT THE "A" REGISTER
INA	—	INCREMENT THE "A" REGISTER
SSA	—	SKIP IF THE SIGN OF "A" IS POSITIVE
SZA	—	SKIP IF REGISTER "A" IS ZERO
SLA	—	SKIP IF THE L.S.B OF REGISTER "A" IS ZERO

REMEMBER, REGISTER REFERENCE INSTRUCTIONS ARE EXECUTED IN ONE MACHINE CYCLE.


## ACCUMULATOR LEFT SHIFT




INSTRUCTION

ALS / BLS

SHIFT THE INDICATED REGISTER LEFT 1 BIT ARITHMETICALLY, THAT IS, BITS 0 THRU 14 SHIFT LEFT. SIGN, BIT 15, IS NOT AFFECTED. BITS SHIFTED OUT OF BIT POSITION 14 ARE LOST. OVFLO, 'E' REGISTER ARE NOT AFFECTED.




## ACCUMULATOR RIGHT SHIFT




INSTRUCTION  
ARS/BRS →

SHIFT THE INDICATED REGISTER RIGHT 1 BIT ARITHMETICALLY, THAT IS, 14 THRU 0 SHIFT RIGHT. SIGN, BIT 15, IS NOT AFFECTED. BITS SHIFTED OUT OF BIT 0 ARE LOST. A COPY OF BIT 15 ( SIGN ) IS SHIFTED INTO BIT 14. OVFL0, 'E' REGISTER ARE NOT AFFECTED.









INSTRUCTION  
[ RAL/RBL ]



ROTATE THE INDICATED REGISTER LEFT 1 BIT. BIT 15 IS  
ROTATED AROUND TO BIT POSITION 0. NO BITS ARE LOST.  
OVFL0, 'E' NOT AFFECTED.




## ROTATE ACCUMULATOR RIGHT




INSTRUCTION


RAR/RBR




ROTATE THE INDICATED REGISTER RIGHT 1 BIT. BIT 0 IS ROTATED AROUND TO BIT POSITION 15. NO BITS ARE LOST. OVFLO, 'E' NOT AFFECTED.




### 'E' RIGHT WITH ACCUMULATOR



INSTRUCTION  
[ ERA/ERB ]



ROTATE THE INDICATED REGISTER RIGHT, 1 BIT, WITH THE EXTEND REGISTER('E'). BIT 0 IS ROTATED INTO 'E' AND CONTENTS OF 'E' ARE ROTATED INTO BIT POSITION 15. NO BITS ARE LOST. OVFL0 IS NOT AFFECTED.



### 'E' LEFT WITH ACCUMULATOR




INSTRUCTION


[ ELA/ELB ]



ROTATE THE INDICATED REGISTER LEFT, 1 BIT, WITH THE EXTEND REGISTER ('E'). BIT 15 ROTATED INTO 'E' AND CONTENTS OF 'E' ARE ROTATED AROUND TO BIT POSITION 0. NO BITS ARE LOST. OVFLO IS NOT AFFECTED.



### ACCUMULATOR LEFT ROTATE 4




INSTRUCTION

ALF/BLF



ROTATE THE INDICATED REGISTER LEFT 4 PLACES. NO BITS ARE LOST. BIT 15, 14, 13, 12 ARE ROTATED AROUND TO BIT POSITIONS 3, 2, 1, 0 RESPECTIVELY. OVFL0, 'E' ARE NOT AFFECTED.



## SHIFT-ROTATE GROUP REVIEW


- ARS** – *Arithmetic right shift. A shift right of 1 Bit is equivalent to DIVIDING by 2.*
- ALS** – *Arithmetic left shift. A shift left of 1 BIT is equivalent to MULTIPLYING by 2.*
- RAL** – *Rotate left 1 BIT. Used for positioning BITS within the register.*
- RAR** – *Rotate right 1 BIT.*
- ERA** – *Rotate "E" right with accumulator 1 BIT.*
- ELA** – *Rotate "E" left with accumulator 1 BIT. The "E" REGISTER instructions can be used to implement a long rotate operation involving REGISTERS "A" and "B".*
- ALF** – *The Rotate accumulator left FOUR instruction is used primarily to position 8 BIT alphanumeric characters.*

**LOGICAL TRUTH TABLE**

"A" REGISTER	MEMORY LOCATION	AND	IOR	XOR
0	0	0	0	0
0	1	0	1	1
1	0	0	1	1
1	1	1	1	0


## THE AND INSTRUCTION

LABEL	OP CODE	OPERAND
MASK	AND • • OCT	MASK   77






## THE COMPARE INSTRUCTION



INSTRUCTION  
[ CPA/B Y ]

COMPARE THE CONTENTS OF THE SPECIFIED REGISTER AGAINST THE CONTENTS OF MEMORY LOCATION Y. IF ALL 16 BITS COMPARE (EQUAL) THE NEXT SEQUENTIAL INSTRUCTION IS EXECUTED. IF THE COMPARE FAILS, (UNEQUAL) THE NEXT SEQUENTIAL INSTRUCTION IS SKIPPED.



## THE COMPARE INSTRUCTION EXAMPLE

THE CONTENTS OF REGISTER "A" ARE UNKNOWN. DEVISE A PROGRAM SEGMENT THAT WILL TEST THE STATUS OF BITS 3 THROUGH 6. IF THIS FIELD CONTAINS THE OCTAL VALUE 12, TRANSFER TO A LABEL CALLED TRUE. IF THIS FIELD CONTAINS ANY OTHER VALUE THE PROGRAM SHOULD CONTINUE.

REGISTER "A" CONTENTS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X	X	X	X	X	X	X	X	X	?	?	?	?	X	X	X

1	5	6	7	10	15	20	25	30	35	40	45	50
	AND	M170					ISOLATE	BITS	3	THROUGH	6	
	CPL	M120					DOES	"A"	COMPARE	TO	TEST	VALUE?
	JMP	TRUE					YES,	JUMP	TO	TRUE	ROUTINE	
	JMP	FALSE					NO,	CONTINUE	PROGRAM			
M170	OCT	170					OCTAL	MASK				
M120	OCT	120					OCTAL	TEST	VALUE			
FALSE												

**LESSON III  
OBJECTIVES**

- I. TEACH THE STUDENT HOW TO OPERATE THE HP ASSEMBLER PROGRAM.
- II. INTRODUCE ADDITIONAL INSTRUCTIONS
- III. TEACH THE STUDENT HOW TO CONFIGURE & USE SIO DRIVERS.

# SELECTED INSTRUCTION SHEET

## MEMORY REFERENCE INSTRUCTIONS

MNEMONIC	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	D/I	OP-CODE		A/B	Z/C	WORD ADDRESS										
AND	*	0	0	1	0	*	X	X	X	X	X	X	X	X	X	X
JSB	*	0	0	1	1	*										
JMP	*	0	1	0	1	*										
ISZ	*	0	1	1	1	*										
ADA	*	1	0	0	0	*										
ADB	*	1	0	0	1	*										
CPA	*	1	0	1	0	*										
CPB	*	1	0	1	1	*										
LDA	*	1	1	0	0	*										
LDB	*	1	1	0	1	*										
STA	*	1	1	1	0	*	X	X	X	X	X	X	X	X	X	X
STB	*	1	1	1	1	*	X	X	X	X	X	X	X	X	X	X

NOTE: D/I, A/B Z/C ARE CODED 0/1

ALTER - SKIP INSTRUCTIONS

CLA	(002400)	CLB	(006400)
CMA	(003000)	CMB	(007000)
INA	(002004)	INB	(006004)
SSA	(002020)	SSB	(006020)
SZA	(002002)	SZB	(006002)
SLA	(002010)	SLB	(006010)

SHIFT-ROTATE INSTRUCTIONS

ARS	(001100)	BRS	(005100)
ALS	(001000)	BLS	(005000)
RAL	(001200)	RBL	(005200)
RAR	(001300)	RBR	(005300)
ERA	(001500)	ERB	(005500)
ELA	(001600)	ELB	(005600)
ALF	(001700)	BLF	(005700)

INPUT-OUTPUT INSTRUCTIONS

MIA	(1024XX)	MIB	(1064XX)
LIA	(1025XX)	LIB	(1065XX)
OTA	(1026XX)	OTB	(1066XX)
HLT	(1020XX)	CLF	(1031XX)
STC	(1027XX)	STC.C	(1037XX)
SFS	(1023XX)	STF	(1021XX)

NOTE: XX DENOTES OCTAL SELECT CODE.

## THE 8 STEPS FROM PROBLEM TO PROGRAM

- STEP 1 - DEFINE THE PROBLEM
- STEP 2 - PREPARE A FLOWCHART SOLUTION
- STEP 3 - WRITE AN ASSEMBLY LANGUAGE PROGRAM
- STEP 4 - KEYPUNCH THE SOURCE LANGUAGE TAPE USING A TELEPRINTER
- STEP 5 - LOAD THE ASSEMBLER PROGRAM INTO THE HP COMPUTER
- STEP 6 - ASSEMBLE THE SOURCE PROGRAM
- STEP 7 - LOAD THE ASSEMBLER PRODUCED BINARY OBJECT TAPE
- STEP 8 - EXECUTE THE OBJECT PROGRAM

## ABSOLUTE BINARY LOADER


**DEFINITION** A 64-WORD PROGRAM USED TO "LOAD" ALL ABSOLUTE BINARY PROGRAM TAPES INTO THE COMPUTER'S MEMORY

### CHARACTERISTICS

1. THIS PROGRAM IS CORE RESIDENT IN THE HIGHEST NUMBERED 64 LOCATIONS IN MEMORY
2. THESE 64 LOCATIONS CAN BE "PROTECTED" WHEN NOT IN USE.
3. SHOULD THIS PROGRAM BE ACCIDENTLY DESTROYED, IT MUST BE RELOADED INTO THESE 64 LOCATIONS AGAIN VIA THE CONSOLE SWITCH REGISTER.



## ASSEMBLY PROCESS




1. ASSEMBLER PROGRAM IS LOADED INTO THE COMPUTER.
2. SOURCE PROGRAM IS PROCESSED BY THE ASSEMBLER, PRODUCING THE OBJECT PROGRAM TAPE AND THE ASSEMBLY LISTING IN A TWO PASS OPERATION.




## ASSEMBLER PROGRAM OPERATIONS

### PASS 1



PASS 1 OPERATIONS  
CREATE A "SYMBOL TABLE" IN THE AVAILABLE MEMORY AREA.

### PASS 2



PASS 2 OPERATIONS  
RELATE THE SOURCE DATA TO THE SYMBOL TABLE, AND PRODUCE THE BINARY OBJECT TAPE AND THE ASSEMBLY LISTING.

NOTE: ASSEMBLER PRODUCED OUTPUT IS OPTIONAL.

## ASSEMBLER PROCESSING

### PASS1

PROGRAM LOCATION COUNTER=

ASSEMBLER SYMBOL TABLE

"K" IS ASSIGNED THE VALUE 2001  
 "J" " " 2002  
 "IANSR" " " 2003  
 "START" " " 2004

<u>PLC,</u>	<u>LABEL</u>	<u>OP CODE</u>	<u>OPERAND</u>
2001	ASMB,A, B,L,T	ORG	2001B
2001	K	DEC	9279
2002	J	DEC	15726
2003	IANSR	OCT	Ø
2004	START	NOP	
2005	LDA		J
2006	ADA		K
2007	STA		IANSR
2010	HLT		77B
2011	JMP		START+1
	END		

NOTE: ONLY STATEMENTS WITH LABELS CREATE SYMBOL TABLE ENTRIES  
 THE SYMBOL VALUE IS ASSIGNED BY THE PROGRAM LOCATION COUNTER.

**ASSEMBLER PROCESSING****PASS 2**

<u>LOCATION</u> 8	<u>CONTENTS</u> 8	<u>LABEL</u>	<u>OP CODE</u>	<u>OPERAND</u>
2001			ORG	2001B
2001	0222077		DEC	9279
2002	036556		DEC	15726
2003	0000000		OCT	0
2004	0000000		NOP	
2005	062002		LDA	J
2006	042001		ADA	K
2007	072003		STA	IANSR
2010	102077		HLT	77B
2011	026005		JMP	START+1
			END	

NOTE: MEMORY REFERENCE INSTRUCTIONS SEARCH THE SYMBOL TABLE TO FIND THE PROPER OPERAND VALUE.  
MNEMONIC CODES ARE CONVERTED TO THEIR BINARY EQUIVALENT.

## ASSEMBLY LISTING

```

PAGE 0001
0001      ASMB,A,B,L,T
J          002002
K          002001
IANSR     002003
START     002004
** NO ERRORS*
    
```

```

PAGE 0002 #01
0001      ASMB,A,B,L,T
0002* THIS IS A SAMPLE ASSEMBLY LANGUAGE PROGRAM
0003* ASTERISK IN COL 1 INDICATES "COMMENT" STATEMENT
0004* PROGRAM TO COMPUTE IANSR=J+K, WHERE J=15726, K=9279
0005*
0006      02001      ORG 2001B
0007      02001 022077 K      DEC 9279
0008      02002 036556 J      DEC 15726
0009      02003 000000 IANSR OCT 0
0010      02004 000000 START NOP
0011      02005 062002 LDA J
0012      02006 042001 ADA K
0013      02007 072003 STA IANSR
0014      02010 102077 HLT 77B
0015      02011 026005 JMP START+1
0016      END
** NO ERRORS*
    
```

## THE ASSEMBLER CHARACTER SET

- A THROUGH Z
- 0 THROUGH 9
- PERIOD
- \* ASTERISK
- + PLUS
- MINUS
- , COMMA
- ( ) PARENTHESES
- SPACE

ALL CHARACTERS ARE ASCII CODE

## THE CONTROL STATEMENTS

<u>LABEL</u>	<u>OP CODE</u>	<u>OPERAND</u>	<u>REMARKS</u>
ASMB,A,B,L,T			
BEGIN	ORG	100B	
	NOP		
	LDA	COUNT	
	JMP	GO	
NUM	OCT	-12	
COUNT	OCT	0	
GO	PROGRAM	CONTINUATION	
	END		

THE CONTROL STATEMENT MUST BEGIN IN COLUMN 1, AND IT MUST BE THE FIRST PHYSICAL STATEMENT OF A SOURCE PROGRAM.

ASMB	IDENTIFIES ASSEMBLY INPUT
A/R	ABSOLUTE OR RELOCATABLE PROGRAM.
B	BINARY OBJECT TAPE REQUESTED
L	ASSEMBLY LISTING REQUESTED
T	LISTING OF SYMBOL TABLE REQUESTED
END	MUST BE THE LAST PHYSICAL STATEMENT OF A PROGRAM



## EXAMPLES OF LABELS

L A B E L                      OP CODE    OPERAND

1	2	3	4	5
A	.	A	B	C D
.	1	2	3	4
A	.	1	2	3
.				

VALID  
LABELS

1	.	A	B	
A	B	C	1	2 3
A	B	*	C	
	A	B	C	

INVALID  
LABELS

FIRST CHARACTER NUMERIC  
6 CHARS., TRUNCATED TO ABC 12  
ASTERISK ILLEGAL  
NO LABEL, FIRST BLANK  
TERMINATES LABEL FIELD.



## SPECIAL USE OF THE ASTERISK IN THE LABEL FIELD

- Asterisk in column 1 identifies a comment statement.
- Positions 2 – 80 are available for comments.
- Comments appear in the assembly listing exactly as they appear in the source program.
- Comments are not processed by the assembler and use no storage.

NOTE: POSITIONS 1 – 68 ONLY WILL BE PRINTED ON THE 2752A TELEPRINTER.

### EXAMPLE:

	<u>LABEL</u>					<u>OP CODE</u>	<u>OPERAND</u>
<u>COLUMN</u>	1	2	3	4	5		
	*	T	H	I	S		IS AN EXAMPLE OF WRITING A COMMENT
	*	S	T	A	T		EMENT






## RELATIVE ADDRESSING

<u>PROGRAM LOCATION COUNTER</u>	<u>LABEL</u>	<u>OP CODE</u>	<u>OPERAND</u>	<u>REMARKS</u>
2001		LDA	COUNT	
2002		STA	COUNT-1	
2003		JMP	*+3	
2004		OCT	Ø	
2005	COUNT	DEC	-25	
2006		HLT		

IN THIS EXAMPLE THE \* HAS A VALUE OF 2003 THEREFORE  
 \* + 3 = 2006. \*EQUALS THE VALUE OF THE P.L.C. WHEN IT IS  
 ENCOUNTERED IN THE ASSEMBLY.

## INTRODUCTION TO INPUT/OUTPUT




### *I/O INSTRUCTION FORMAT*

- INPUT/OUTPUT DEVICE    -    A PHYSICAL DEVICE CAPABLE OF TRANSMITTING AND/OR RECEIVING COMPUTER DATA.
- I/O INTERFACE CARD    -    A COMPUTER ELECTRONICS CARD THAT PROVIDES THE PHYSICAL AND ELECTRICAL CONNECTION BETWEEN THE DEVICE AND THE COMPUTER.
- I/O CHANNEL            -    THE RECEPTACLE IN THE I/O CARD CAGE THAT HOLDS THE I/O INTERFACE CARD.
- SELECT CODE            -    IDENTIFIES A PARTICULAR I/O CHANNEL.


## INTERFACE CARDS CONTAIN -

- 1** INPUT / OUTPUT BUFFER
- 2** FLAG FLIP FLOP
- 3** CONTROL FLIP FLOP






TO COMPUTER  
LOGIC  
AND  
A/B REGISTERS

## THE STC INSTRUCTION (INPUT DEVICE)




ALTHOUGH THE CONTROL BIT IS SET, ANOTHER STC(SC),C INSTRUCTION MUST BE PROVIDED TO START THE DEVICE (APPLY POWER) AND CLEAR THE FLAG.

## THE STC INSTRUCTION (OUTPUT DEVICE)



ALTHOUGH CONTROL BIT IS SET, ANOTHER STC (SC), C INSTRUCTION MUST BE PROVIDED TO START THE DEVICE (APPLY POWER) AND CLEAR THE FLAG. THE CONTENTS OF THE DEVICE BUFFER DO NOT CHANGE DURING A PUNCH CYCLE. THE DEVICE WILL PUNCH, THEN MOVE TAPE, THEN PROVIDE FLAG.

## I/O TIMING DIAGRAM





- ① ASSUME THE INITIALIZED STATE  
CONTROL BIT  $\emptyset$   
FLAG BIT 1  
POWER OFF
- ② FIRST STC (SC), C INSTRUCTION  
SETS CONTROL BIT TO 1  
CLEAR FLAG BIT TO  $\emptyset$   
APPLIES POWER
- ③ SUBSEQUENT STC (SC), C INSTRUCTIONS  
CLEAR FLAG  
APPLY POWER  
CONTROL BIT REMAINS SET
- ④ AFTER n STC (SC), C INSTRUCTIONS  
THE CLC (SC) INSTRUCTION  
CLEARS CONTROL BIT  
FLAG REMAINS SET  
POWER REMAINS OFF



## THE CLF INSTRUCTION


INSTRUCTION  
[ CLF (sc) ]

CONTROL FLAG  
BIT BIT



THIS INSTRUCTION CLEARS THE FLAG BIT OF THE SPECIFIED I/O DEVICE. THIS INSTRUCTION CAN BE COMBINED WITH ANY OTHER I/O INSTRUCTION BY USING (,C).


## THE SFS INSTRUCTION



THIS INSTRUCTION WILL TEST THE STATUS OF THE FLAG BIT ON THE SPECIFIED I/O DEVICE. IF THE FLAG BIT IS SET (1), THE NEXT SEQUENTIAL INSTRUCTION IS SKIPPED. IF THE FLAG BIT IS CLEAR (∅) THE NEXT SEQUENTIAL INSTRUCTION IS EXECUTED.





## A TYPICAL I/O INTERFACE CARD

COMPUTER  
DATA FROM (TO)  
(A or B Register)



mnemonic	instruction	function
STC (sc)	SET CONTROL FLIP-FLOP	START DEVICE
CLC (sc)	CLEAR CONTROL " "	CLEAR DEVICE
STF (sc)	SET FLAG	SET FLAG, "READY"
CLF (sc)	CLEAR FLAG	CLEAR FLAG, "BUSY"

## 8 BIT DATA TRANSFERS





## A DATA TRANSFER EXAMPLE

THE PROGRAM BELOW WILL READ TWO (8 LEVEL) PAPER TAPE CHARACTERS AND PACK THEM INTO ONE 16 BIT WORD. THE PROGRAM ASSUMES A PHOTO READER IS AVAILABLE AND ASSIGNED A SELECT CODE OF 178

<u>LABEL</u>	<u>OPCODE</u>	<u>OPERAND</u>	<u>REMARKS</u>	<u>LOCATION</u>	<u>CONTENTS</u>
A	STC	17B,C	START READER	1001	103717
	SFS	17B	IS FLAG SET?	1002	102317
	JMP	A	NO, STAY IN LOOP	1003	025002
	LIA	17B	YES, LOAD 1ST 8 BITS	1004	102517
	ALF, ALF		ROTATE TO HI "A"	1005	001727
B	STC	17B,C	START READER	1006	103717
	SFS	17B	IS FLAG SET?	1007	102317
	JMP	B	NO, STAY IN LOOP	1010	025007
	MIA	17B	YES, MERGE 2ND 8 BITS	1011	102417
	HLT		HALT	1012	102000

**BOOTSTRAP LOADER PROGRAM****DEFINITION**

A PROGRAM USED TO LOAD THE ABSOLUTE BINARY LOADER PROGRAM INTO MEMORY

I. ENTER THE FOLLOWING 12 INSTRUCTIONS IN MEMORY BY USING THE FRONT PANEL CONTROLS

<u>ADDRESS OCTAL</u>	<u>CODE OCTAL</u>	<u>INSTRUCTION</u>
00020	1037RA	STC, CLF (READER ADDRESS)
00021	1023RA	SFS (READER ADDRESS)
00022	024021	JMP (21)
00023	1025RA	LIA (READER ADDRESS)
00024	001727	ALF, ALF
00025	1037RA	STC, CLF (READER ADDRESS)
00026	1023RA	SFS (READER ADDRESS)
00027	024026	JMP (26)
00030	1024RA	MIA (READER ADDRESS)
00031	170001	STA (B), I
00032	006004	INB
00033	024020	JMP (20)

RA = OCTAL ADDRESS OF READER

II LOAD THE B-REGISTER WITH 77700

## THE INCREMENT -SKIP ZERO INSTRUCTION

MEMORY



BEFORE

(NO SKIP CONDITION)



AFTER

MEMORY

INSTRUCTION  
[ ISZ Y ]

INCREMENT THE CONTENTS OF MEMORY LOCATION Y AND TEST FOR ZERO. IF Y IS EQUAL TO ZERO THE NEXT SEQUENTIAL INSTRUCTION IS SKIPPED. IF Y IS NOT EQUAL TO ZERO, THE NEXT SEQUENTIAL INSTRUCTION IS EXECUTED.

MEMORY



BEFORE

(SKIP CONDITION)



AFTER

MEMORY



## THE B. S. S. PSEUDO INSTRUCTION

BLOCK STARTING SYMBOL

THIS PSEUDO WILL CAUSE THE ASSEMBLER TO ALLOCATE A BLOCK OF MEMORY LOCATIONS TO A PROGRAM. THE CONTENTS OF THE MEMORY BLOCK CAN NOT BE DETERMINED WHEN THE OBJECT PROGRAM IS LOADED FOR EXECUTION AND MUST BE TAKEN INTO CONSIDERATION BY THE PROGRAMMER.

FOR EXAMPLE:

<u>LOCATION</u>	<u>CONTENTS</u>	<u>LABEL</u>	<u>OP CODE</u>	<u>OPERAND</u>	<u>REMARKS</u>
00100			ORG	100B	
00100	000000	BUFFER	BSS	512	SET ASIDE 512 MEMORY LOCATIONS
01100	000000	START	NOP		
01101	002400		CLA		
01102	006400		CLB		
			.		
			.		
			.		

## INDIRECT ADDRESSING

THE ASSEMBLER PROGRAM WILL SET THE INDIRECT ADDRESSING BIT (15) FOR ALL MEMORY REFERENCE OPERANDS TAGGED WITH THE "I" DESIGNATOR.

FOR EXAMPLE:

<u>LOCATION</u>	<u>CONTENTS</u>	<u>LABEL</u>	<u>OPCODE</u>	<u>OPERAND</u>	<u>REMARKS</u>
2000	002021	ADRES	OCT	2021	OCTAL CONSTANT
.	.	.	.	.	.
2010	062000		LDA	ADRES	PICK UP OCTAL CONSTANT
.	.	.	.	.	.
2011	162000		LDB	ADRES, I	PICK UP DECIMAL CONSTANT
.	.	.	.	.	.
2021	077777		DEC	32767	DECIMAL CONSTANT
.	.	.	.	.	.
					END

*NOTE: AFTER EXECUTION OF CODING*  
REGISTER "A" = 002021  
REGISTER "B" = 077777

## THE DEF PSEUDO INSTRUCTION

THE DEF PSEUDO DEFINES THE MEMORY ADDRESS OF  
A PROPERLY DEFINED SYMBOL. THE ASSEMBLER GENERATES  
A 15 BIT MEMORY ADDRESS IN THE OBJECT PROGRAM  
WHEREVER THE DEF APPEARS.

FOR EXAMPLE:

<u>LOCATION</u>	<u>CONTENTS</u>	<u>LABEL</u>	<u>OPCODE</u>	<u>OPERAND</u>	<u>REMARKS</u>
00100	000114	ADRES	ORG DEF	100B TABLE	DEF ADDRESS OF TABLE
00101	000000	START	NOP		
00102	066000		LDB	ADRES	GET ADDRESS OF TABLE
00103	160001		LDA	1, I	LOAD "A" THRU "B"
.	.		.	.	(GET FIRST TABLE VALUE)
.	.		.	.	
.	.		.	.	
00114	000000	TABLE	BSS END	100	

## ADDRESS MODIFICATION

ADDRESS MODIFICATION IS AN IMPORTANT PROGRAMMING TECHNIQUE.

FOR EXAMPLE: A PROGRAM TO SUM THE CONTENTS OF 10 SEQUENTIAL MEMORY LOCATIONS.

1	5	10	15	20	25	30	REMARKS
*							
*							
	START	ORG	2000B				
		NOP					
		LDA	CNT				INITIALIZE
		STA	CNTR				COUNTER
		CLA					CLEAR A
		LDB	PNTR				LOAD ADDRESS OF TABLE
	LOOP	ADA	B I				ADD INDIRECTLY THRU B
		INB					ADD 1 TO ADDRESS
		ISZ	CNTR				IS COUNTER ZERO?
		JMP	LOOP				NO, CONTINUE
		HLT	77B				YES, HALT COMPUTER
		JMP	START+1				PROGRAM RESTART
	CNT	DEC	-10				COUNT VALUE
	CNTR	BSS	1				WORKING COUNTER
	PNTR	DEF	TABLE				ADDRESS OF TABLE
	TABLE	DEC	10, 5, 15, 23				752, 8272, 33, 84, 9, 28
		END					

## THE JUMP SUBROUTINE INSTRUCTION (JSB)

THE JUMP SUBROUTINE INSTRUCTION (JSB) PROVIDES A METHOD TO EXECUTE A "SUBROUTINE" AND RETURN TO THE PROPER POINT IN THE "MAIN PROGRAM". TO PERFORM THIS FUNCTION 3 DISTINCT OPERATIONS ARE REQUIRED.

- ① - PRESERVE THE RETURN ADDRESS.
- ② - TRANSFER CONTROL TO THE SUBROUTINE.
- ③ - RETURN TO THE "MAIN PROGRAM".

EXAMPLE:

MAIN PROGRAM


<u>LOCATION</u>	<u>LABEL</u>	<u>OP CODE</u>	<u>OPERAND</u>
100		LDA	I
101		JSB	CMP
102		ADA	J
103		HLT	
104	I	OCT	1
105	J	OCT	7

SUBROUTINE

<u>LOCATION</u>	<u>LABEL</u>	<u>OP CODE</u>	<u>OPERAND</u>
200		CMP	102
201		CMA	
202		INA	
203		JMP	CMP,I

## JSB EXAMPLE

A SUBROUTINE TO CLEAR THE "A" AND "B" REGISTERS IS SHOWN AS AN EXAMPLE. THE SUBROUTINE IS "ENTERED" FROM 3 DIFFERENT POINTS IN THE "MAIN PROGRAM."



## SYSTEM INPUT OUTPUT SUBROUTINES (SIO DRIVERS)

DEFINITION: A "DRIVER" IS A SUBROUTINE PROGRAM USED TO PERFORM I/O OPERATIONS ON A SPECIFIC DEVICE.

- SIO DRIVERS ARE ABSOLUTE PROGRAMS USED TO PROVIDE THE STANDARD SOFTWARE SYSTEMS WITH I/O CAPABILITY.
- THE "CONFIGURED" ASSEMBLER TAPE INCLUDES BOTH THE ASSEMBLER PROGRAM & THE SIO DRIVERS REQUIRED TO READ THE SOURCE PROGRAM TAPE AND PRODUCE THE LISTINGS AND BINARY OBJECT TAPES.


NOTE: SIO DRIVERS OPERATE WITHOUT INTERRUPT CONTROL



## SYSTEM INPUT-OUTPUT DUMP ROUTINE

(SYSTEM INPUT OUTPUT)


PHASE 1



STANDARD SOFTWARE SYSTEMS

FORTRAN  
ALGOL  
ASSEMBLER  
SYMBOLIC EDITOR

PHASE 2  
(optional)





## S.I.O. MEMORY MAP

07700 OR 17777

S.I.O.  
DRIVERS

	BASIC BINARY LOADER
	TELEPRINTER DRIVER
	PHOTO-READER DRIVER
	TAPE PUNCH DRIVER
	PROGRAM AVAILABLE MEMORY
2000	
	BASE PAGE AVAILABLE MEMORY
106	LWA OF AVAILABLE MEMORY
105	FWA OF AVAILABLE MEMORY
104	KEYBOARD INPUT DRIVER ADDRESS
103	PUNCH OUTPUT DRIVER ADDRESS
102	LIST OUTPUT DRIVER ADDRESS
101	INPUT DRIVER ADDRESS
100	STND SOFTWARE SYSTEM JMP INST.
0	I/O RESERVED LOCATIONS

SYSTEM  
LINKAGE  
TABLE

## CONFIGURING A PROGRAM SYSTEM

### THE SYSTEMS TO BE CONFIGURED

- ASSEMBLER SYSTEM
- SYMBOLIC EDITOR SYSTEM
- FORTRAN COMPILER SYSTEM -- PASS 1 TAPE ONLY
- ALGOL COMPILER

### THE S.I.O. DRIVERS (ONLY PROVIDED WHEN I/O DEVICE ORDERED)

- TELEPRINTER
- TAPE READER
- TAPE PUNCH

### THE PROCEDURE (BASIC BINARY LOADER USED FOR ALL MODULE LOADING)

1. LOAD A DRIVER. (THE TELEPRINTER MUST BE LOADED FIRST)(PHOTOREADER SECOND)(PUNCH LAST)
2. PLACE THE ADDRESS 2 INTO THE P-REGISTER; SET SWITCHES 5-0 OF THE SWITCH REGISTER TO THE CHANNEL NUMBER ASSOCIATED WITH THAT DEVICE AND PRESS RUN.
3. REPEAT ABOVE STEPS FOR EACH DRIVER TO BE INCLUDED.
4. LOAD THE PERTINENT PROGRAMMING SYSTEM.
5. LOAD THE S.I.O. DUMP ROUTINE.
6. PLACE THE ADDRESS 2 INTO THE P-REGISTER & SET SWITCH 15 OF THE SWITCH REGISTER TO OBTAIN THE FOLLOWING OPTIONS:
  - 0 = OUTPUT TO CONTAIN ONLY S.I.O. DRIVERS AND SYSTEM LINKAGE TABLE.
  - 1 = PROGRAM SYSTEM IS TO BE INCLUDED ON OUTPUT.
7. PRESS RUN TO COMMENCE PUNCH-OUT.
8. MULTIPLE COPIES MAY BE OBTAINED BY REPEATING FROM SWITCH 15 SETTING OF STEP 6.

## SIO DRIVER USE FOR ABSOLUTE PROGRAMS

THE USER "CALLS" AN S.I.O. DRIVER FROM HIS MAIN PROGRAM AS FOLLOWS:

•	
•	
•	
LDA	(buffer length) ①
LDB	(buffer address)
JSB	10X B,I ②
•	
•	
•	

CONTROL IS RETURNED TO THE MAIN PROGRAM WHEN THE I/O OPERATION IS COMPLETED.

- ① Use positive numbers for characters, negative numbers for words.
- ② 10X = the systems linkage table address which contains the address of the proper driver

NOTE: REMEMBER THE DRIVERS MUST BE "CONFIGURED" TO THE PROPER I/O CHANNEL ASSOCIATED WITH THE DEVICE.



<b>LESSON IV OBJECTIVE</b>	
<p><i>INTRODUCE THE STUDENT TO THE USER PROGRAMMING ENVIRONMENT.</i></p> <p><i>YOU WILL LEARN ABOUT:</i></p> <ol style="list-style-type: none"><li><i>1. <u>FORTRAN</u> - CONCEPTS AND OPERATING PROCEDURES</i></li><li><i>2. <u>BASIC CONTROL SYSTEM (BCS)</u> - CONCEPTS AND CONFIGURATION</i></li><li><i>3. <u>INTERRUPT SYSTEM</u> - HOW AND WHY</i></li></ol>	

## PROGRAMMING LANGUAGES

MACHINE LANGUAGE                      ASSEMBLY LANGUAGE                      COMPILER LANGUAGE

0110001100100001  
0100001100100010  
0100001100100011  
0111001100100100

LDA A  
ADA B  
ADA C  
STA D


D=A+B+C

THE ASSEMBLER PERFORMS  
THIS TRANSLATION  
(ONE FOR ONE)

THE COMPILER PERFORMS  
THIS TRANSLATION  
(MANY FOR ONE)

## COMPILERS AND ASSEMBLERS

THE FORTRAN SOLUTION TO A TRIVIAL PROBLEM IS SHOWN. FORTRAN STANDS FOR FORMULA TRANSULATION.



**Notice:**

OUTPUT OF THE COMPILER BECOMES THE ASSEMBLER INPUT  
OUTPUT OF THE ASSEMBLER IS IN MACHINE LANGUAGE

## A SAMPLE FORTRAN PROGRAM

FORTRAN EXAMPLE - READ IN VALUES FOR SIDES OF A RIGHT TRIANGLE.  
CALCULATE THE HYPOTENUSE & PRINT OUT THE  
VALUE ON THE TELEPRINTER,


```

FTN, L, A, B
PROGRAM RJK
5 WRITE(2,20)
READ(1,*) A, B
C = SQRT(A**2+B**2)
WRITE(2,30) C
30 FORMAT("THE HYPOTENUSE = ",F8.3)
20 FORMAT("ENTER VALUES FOR A AND B")
GO TO 5
END
END$

```



## FORTRAN OPERATING ENVIRONMENT



## BASIC CONTROL SYSTEM (BCS)

### WHAT IS IT?

AN ABSOLUTE PROGRAM WHICH "CONTROLS" THE  
LOADING AND EXECUTION OF RELOCATABLE PROGRAMS

### WHAT ARE ITS FUNCTIONS?

1. LOADS AND LINKS RELOCATABLE OBJECT PROGRAMS
2. CREATES INDIRECT & BASE PAGE ADDRESSING WHERE NECESSARY
3. SELECTS & LOADS REFERENCED LIBRARY ROUTINES
4. PROCESSES I/O REQUESTS & SERVICES I/O INTERRUPTS

### WHAT ARE ITS PARTS?

1. INPUT/OUTPUT CONTROL SUBROUTINE (IOC)
2. I/O DRIVERS
3. RELOCATING LOADER

## RELOCATABLE OBJECT PROGRAM

### WHAT IS IT?

A PROGRAM WHICH SPECIFIES RELATIVE RATHER THAN ABSOLUTE MEMORY ADDRESSES FOR ITS INSTRUCTIONS AND DATA.

### HOW IS IT LOADED?

THE BASIC CONTROL SYSTEM DETERMINES WHERE A RELOCATABLE OBJECT PROGRAM WILL BE LOADED INTO MEMORY.

**THIS PAGE INTENTIONALLY  
BLANK**

## HP PROGRAM LIBRARY



### WHAT IS IT?

A GROUP OF RELOCATABLE OBJECT PROGRAM SUB-ROUTINES WHICH THE CUSTOMER MAY USE TO PERFORM SPECIFIC TASKS, THEREBY REDUCING HIS OWN PROGRAMMING EFFORT


### EXAMPLES

- |             |   |   |
|-------------|---|---|
| <b>SQRT</b> | ⇒ | A Subroutine Which Takes The Square Root Of A Number            |
| <b>SIN</b>  | ⇒ | A Subroutine Which Finds The Trigonometric Sine Of A Number     |
| <b>ALOG</b> | ⇒ | A Subroutine Which Calculates The Natural Logarithm Of A Number |


THERE ARE OVER 50 OF THESE SPECIAL PURPOSE ROUTINES ON OUR PROGRAM LIBRARY TAPE.

## COMPILER OPERATING PROCEDURES (I)

I. LOAD THE FORTRAN COMPILER (PASS 1) TAPE USING THE ABSOLUTE BINARY LOADER.




II THE COMPILER THEN PROCESSES OUR FORTRAN SOURCE TAPE AND PUNCHES OUT AN ASSEMBLY LANGUAGE VERSION ON PAPER TAPE.




## COMPILER OPERATING PROCEDURES(II)

III. LOAD THE FORTRAN COMPILER (PASS 2) TAPE USING THE ABSOLUTE BINARY LOADER




IV. THE COMPILER THEN PROCESSES THE INTERMEDIATE TAPE & PUNCHES OUT A RELOCATABLE BINARY TAPE OF OUR PROGRAM.



## BCS OPERATING PROCEDURES (I)


### LOADING THE SYSTEM

LOAD THE BASIC CONTROL SYSTEM TAPE USING THE ABSOLUTE BINARY LOADER:



### LOADING THE PROGRAM

THE RELOCATING LOADER THEN LOADS OUR RELOCATABLE OBJECT TAPE STARTING AT PAGE 1; LOCATION 20008.






## BCS OPERATING PROCEDURES (II)

### LOADING THE LIBRARY ROUTINES

THE RELOCATING LOADER THEN LOADS THE LIBRARY ROUTINES CALLED BY THE USER PROGRAM.



## RELOCATABLE ASSEMBLY

ASSEMBLY LANGUAGE PROGRAMS MAY ALSO BE WRITTEN  
IN "RELOCATABLE MODE"

<u>RELOCATABLE</u>	<u>ABSOLUTE</u>
A S M B, R, B, L, T	A S M B, A, B, L, T
N A M R J K	O R G 2 0 0 B
•	•
•	•
•	•
•	•
•	•

THE PROGRAM ON THE LEFT WILL PRODUCE A RELOCATABLE  
BINARY TAPE THAT MAY REFERENCE LIBRARY ROUTINES.

*USERS WILL PRIMARILY USE THE RELOCATABLE MODE  
WHEN PROGRAMMING IN ASSEMBLY LANGUAGE.*

## BCS DRIVERS

THE INPUT/OUTPUT DRIVERS ASSOCIATED WITH THE BASIC CONTROL SYSTEM MAKE USE OF THE COMPUTER'S PRIORITY INTERRUPT FEATURE.

IN ORDER TO UNDERSTAND MORE ABOUT THE OPERATION OF THE BASIC CONTROL SYSTEM, IT IS ESSENTIAL THAT WE EXAMINE THE INTERRUPT STRUCTURE IN SOME DETAIL.

## NON - INTERRUPT METHOD REVIEW


THE USER COMMANDS THE I/O DEVICE TO CYCLE  
AND THEN PROGRAMS A LOOP THAT "WAITS" FOR THE  
DEVICE CYCLE TO COMPLETE.\*

EXAMPLE:           STC 17B, C           START READER  
                  SFS 17B           IS THE FLAG SET  
                  JMP \*-1           NO STAY IN LOOP  
                  LIA 17B           YES LOAD IN DATA


*\*REMEMBER, THIS IS THE METHOD USED BY SIO DRIVERS*

## INTERRUPT METHOD

THE USER COMMANDS THE I/O DEVICE TO CYCLE AND THEN CONTINUES EXECUTION OF THE MAIN PROGRAM. THE COMPLETION OF THE DEVICE CYCLE WILL INTERRUPT THE MAIN PROGRAM AND TRANSFER CONTROL TO A SUBROUTINE THAT WILL HANDLE THE ACTUAL DATA TRANSFER.




## SELECT CODES AND INTERRUPT ADDRESSES



## SELECT CODE ASSIGNMENTS

SELECT CODE	INTERRUPT LOCATION	FUNCTIONAL ASSIGNMENTS
0	NONE	ENABLE/DISABLE I/O AND INT. SYST.
1	NONE	SWITCH REGISTER
2	NONE	DMA CH 1
3	NONE	DMA CH 2
4	4 -	POWER FAIL
5	5 -	MEMORY PROTECT
6	6 -	DMA CH 1
7	7 -	DMA CH 2
10	10 -	I/O DEVICE HIGHEST PRIORITY
.	.	.
.	.	.
.	.	.
.	.	.
77	77	I/O DEVICE LOWEST PRIORITY

# A TYPICAL I/O INTERFACE CARD




\* STF(0) ENABLES  
CLF(0) INHIBITS

mnemonic	instruction	function
STC (sc)	SET CONTROL FLIP-FLOP	START DEVICE
CLC (sc)	CLEAR CONTROL "	CLEAR DEVICE
STF (sc)	SET FLAG	SET FLAG, "READY"
CLF (sc)	CLEAR FLAG	CLEAR FLAG, "BUSY"

4-20



## SIMPLIFIED PRIORITY LOGIC




## INTERRUPT PHASE - HOW IT WORKS

I. WHEN AN INTERRUPT SIGNAL IS ACKNOWLEDGED BY THE PROCESSOR, PHASE 4 (INTERRUPT PHASE) IS SET, CAUSING THE FOLLOWING TO HAPPEN:

1. P-REGISTER IS DECREMENTED ( P-1 )
2. M-REGISTER IS CLEARED
3. M-REGISTER IS SET TO THE SELECT CODE OF THE INTERRUPTING DEVICE

II. AT THE COMPLETION OF THE INTERRUPT PHASE THE FETCH PHASE IS SET, CAUSING THE COMPUTER TO FETCH THE INSTRUCTION STORED IN MEMORY LOCATION SPECIFIED BY THE M-REGISTER [INTERRUPT LOCATION]

## INTERRUPT PHASE-EXAMPLE



- 
- ① PROGRAM STARTING POINT
  - ② POINT OF INTERRUPT
  - ③ REGISTER CONTENTS
  - ④ INTERRUPT LOCATION


### INTERRUPT OPERATION COMPLETE

*THE COMPUTER THEN FETCHES THE INSTRUCTION IN 2001 AND CONTINUES THE EXECUTION OF THE MAIN PROGRAM.*

## INTERRUPT LINKAGE

THE INSTRUCTION STORED IN THE INTERRUPT LOCATION IS ONE WHICH WILL TRANSFER CONTROL TO THE CONTINUATOR SECTION OF THE I/O DRIVER ASSOCIATED WITH THE DEVICE. SINCE ALL INTERRUPT LOCATIONS ARE ON THE BASE PAGE & THE I/O DRIVERS ARE IN HIGH MEMORY, THE TRANSFER TO THE DRIVER MUST USE INDIRECT ADDRESSING.

FOR EXAMPLE:



## PREPARE CONTROL SYSTEM (P.C.S.)


### *WHAT IS IT?*

A COMPUTER PROGRAM WHICH PROCESSES RELOCATABLE MODULES OF THE BASIC CONTROL SYSTEM AND PRODUCES AN ABSOLUTE VERSION OF B.C.S. TAILORED TO THE SPECIFIC HARDWARE CONFIGURATION.

### *WHAT DOES IT DO?*


IT CREATES AN OPERATING SYSTEM CONSISTING OF THE INPUT/OUTPUT SUBROUTINE (I.O.C.), THE RELOCATABLE LOADER (LDR) AND THE REQUIRED PERIPHERAL EQUIPMENT INPUT/OUTPUT DRIVER SUBROUTINES.

### PROCESSING ENVIRONMENT



## P.C.S. OVER VIEW

P.C.S PROVIDES THE CAPABILITY OF CREATING A COMPLETE BASIC CONTROL SYSTEM IN THE COMPUTERS MEMORY.



WHEN ALL INDIVIDUAL ELEMENTS ARE PRESENT IN MEMORY.  
P.C.S. WILL PUNCH AN ABSOLUTE BINARY VERSION OF THE COMPLETE BASIC CONTROL SYSTEM.


## PLANNING THE SYSTEM

THE FIRST CONSIDERATION TO BE MADE IS THE PHYSICAL PLACEMENT OF THE I/O INTERFACE CARDS. CHANNEL #10 HAS THE HIGHEST PRIORITY, #11 NEXT HIGHEST, ETC. GENERALLY, THE DEVICE THAT GENERATES THE GREATEST NUMBER OF INTERRUPTS PER UNIT OF TIME IS ASSIGNED THE HIGHEST PRIORITY.

### FOR EXAMPLE:

ASSUME A COMPUTER SYSTEM IS MADE UP OF THE FOLLOWING UNITS:

1. - READ/WRITE MAGNETIC TAPE (REQUIRES TWO INTERFACE BOARDS)
2. - HIGH-SPEED PAPER TAPE READER
3. - HIGH-SPEED PAPER TAPE PUNCH
4. - TELEPRINTER (ASR-33)










## STANDARD UNIT NUMBERS

The standard unit numbers are simply pointers to the appropriate equipment table entries.

To assign standard units place a checkmark at the intersection of the standard unit table number (x-axis), and the correct equipment table number (y-axis)



## P.C.S. OPERATIONS

THE NEXT FEW CHARTS WILL DESCRIBE A SIMPLE B.C.S. CONFIGURATION. THE SYSTEM WILL CONSIST OF A COMPUTER SYSTEM WITH 8K OF MEMORY AND THE FOLLOWING PERIPHERALS:

1. READ/WRITE MAGNETIC TAPE — I/O CHANNELS 10,11
2. PHOTOELECTRIC PUNCHED PAPER TAPE READER — I/O CHANNEL 12
3. HIGH SPEED PAPER TAPE PUNCH — I/O CHANNEL 13
4. TELEPRINTER (ASR 33) — I/O CHANNEL 14

THE ACTUAL CONFIGURATION PROCESS MAY BE DESCRIBED IN FIVE PHASES.

**PHASE 1--** INITIALIZATION

**PHASE 2--** LOADING THE I/O EQUIPMENT DRIVER

**PHASE 3--** LOADING THE IOC MODULE

- a. CREATING THE EQUIPMENT TABLE
- b. CREATING THE STANDARD UNIT TABLE

**PHASE 4--** LOADING THE RELOCATING LOADER MODULE

- a. ESTABLISH THE INTERRUPT LINKAGES

**PHASE 5--** PUNCH THE ABSOLUTE OUTPUT TAPE

## INITIALIZATION PHASE

### THE P.C.S. PROGRAM INITIALIZATION PHASE

COMMUNICATIONS

REMARKS

HS INP? 17 HS PUN? 20	Is H.S. input unit available? Channel number of photo-reader Is H.S. punch available? Channel number of tape punch	Request first word address of available memory First word following required interrupt locations Request last word address of available memory Word preceding basic loader (8K memory) Request to load first BCS module
--------------------------------	---	---

THESE ENTRIES REFER TO THE "CONFIGURING" SYSTEM.

## LOADING THE I/O EQUIPMENT DRIVERS

COMMUNICATIONS

REMARKS

D.01  
16220 17677



MAGNETIC TAPE DRIVER PROCESSED \*  
MEMORY BOUNDS OF THE DRIVER

\* LOAD



REQUEST TO LOAD NEXT MODULE

D.01  
15661 16217

PHOTO-READER DRIVER PROCESSED

\* LOAD

D.02  
15351 15660

TAPE PUNCH DRIVER PROCESSED

\* LOAD

D.00  
14615 15350

TELEPRINTER DRIVER PROCESSED

\* LOAD

*\* WHEN PRESENT, THIS DRIVER SHOULD BE  
LOADED FIRST DUE TO ITS LARGE SIZE*



# THE RELOCATING LOADER MODULE


DRIVER IDENTIFICATION	D.21	-	D.01	D.02	D.00
INTERRUPT LOCATION	10	11	12	13	14
LINKAGE LOCATION	15	16	17	20	21
INTERRUPT IDENT.	I.21	C.21	I.01	I.02	I.00

## COMMUNICATIONS

LOADR  
12115 14346

INTERRUPT LINKAGE?

10,15,I.21  
11,16,C.21  
12,17,I.01  
\*UN NAME (ERROR  
0 ≠ 0)  
12,17,I.01  
13,20,I.02  
14,21,I.00  
/E



## MEANING

ADDRESS OF SYSTEM TABLE  
ADDRESS OF EQUIP. TABLE  
I/O DRIVER -  
INITIATOR

AND  
CONTINUATOR  
ENTRY POINTS

MAINTAINS COMPATABILITY BETWEEN  
BUFFERED AND UNBUFFERED VERSIONS  
OF I.O.C.

ADDRESS OF .IOC. ENTRY POINT  
DMA STATUS WORD CH #1  
DMA STATUS WORD CH #2  
ADDRESS OF I/O ERROR HALT  
SYSTEM TABLE LINK WORD  
EQUIPMENT TABLE LINK WORD  
RELOCATING LOADER ENTRY POINT  
ADDRESS OF MEMORY TABLE\*  
LOADER SYMBOL TABLE ADDRESS

## ENTRY POINT LIST

.SQT. 14347  
.EQT. 14355  
D.21 16220  
I.21 17216  
C.21 17130  
D.01 15661  
I.01 15776  
D.02 15351  
I.02 15465  
.BUFR 14544  
D.00 14615  
I.00 14771  
.IOC. 14376  
DMAC1 14613  
DMAC2 14614  
IOERR 14572  
XSQT 14611  
XEQT 14612  
.LDR. 13601  
.MEM. 14342  
LST 12141

\*SYSTEM LINK  
00022 00153

## \* MEMORY TABLE

FWABP \_\_\_\_\_  
LWABP \_\_\_\_\_  
FWAM \_\_\_\_\_  
LWAM \_\_\_\_\_

## \*BCS ABSOLUTE OUTPUT

