

# OPTIONS 050 AND 051 SERIAL INTERFACE

RS-232-C AND RS-423-A

For The  
MODEL 7310A GRAPHICS PRINTER



 **HEWLETT  
PACKARD**



SERVICE MANUAL SUPPLEMENT

**OPTIONS 050 AND 051  
SERIAL INTERFACE  
RS-232-C AND RS-423-A  
FOR THE  
MODEL 7310A GRAPHICS PRINTER**

SERIAL NUMBERS

This Service Manual Supplement applies to Options 050 and 051 in printers with Serial Prefix 1952A.

A higher Serial Prefix indicates that a change has been made to the printer, but not necessarily to Option 050 or 051. Any changes to these options will be described in a yellow Manual Changes Supplement to this manual.

Copyright© HEWLETT-PACKARD 1980  
16399 W. BERNARDO DRIVE, SAN DIEGO, CALIFORNIA 92127

## TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>	<u>Section</u>	<u>Page</u>
I GENERAL INFORMATION . . . . .	1-1	V MANUAL CHANGES . . . . .	5-1
1-1. Introduction . . . . .	1-1	VI SERVICE . . . . .	6-1
1-5. Specifications . . . . .	1-1	6-1. Introduction . . . . .	6-1
1-7. Safety Considerations . . . . .	1-2	6-5. Theory of Operation . . . . .	6-1
1-9. Description . . . . .	1-2	6-10. Internal/External Clock Selection . . . . .	6-1
1-11. Recommended Test Equipment . . . . .	1-2	6-15. Baud Rate Generator . . . . .	6-1
II INTERFACING . . . . .	2-1	6-17. Standby Circuit . . . . .	6-1
2-1. Introduction . . . . .	2-1	6-21. Data Input and Output Circuits . . . . .	6-3
2-3. Baud Rate Selection . . . . .	2-1	6-24. Universal Asynchronous Receiver/ Transmitter . . . . .	6-3
2-5. External Clock . . . . .	2-1	6-27. Input/Output ROMs . . . . .	6-3
2-7. Parity Selection . . . . .	2-1	6-29. Character Set ROMs . . . . .	6-4
2-9. Standby Mode . . . . .	2-1	6-31. ROM Buffers . . . . .	6-4
2-11. Stop Bit . . . . .	2-1	6-33. Character Set Switches . . . . .	6-4
2-13. Interface Cable Length and Data Signal Rate . . . . .	2-1	6-35. Switch Buffers . . . . .	6-6
2-16. Voltage Levels . . . . .	2-1	6-37. Opening the Printer . . . . .	6-6
III PERFORMANCE TEST . . . . .	3-1	6-39. Character Set Designation and Selection . . . . .	6-7
3-1. Introduction . . . . .	3-1	6-41. Parts Removal and Replacement . . . . .	6-7
3-3. Confidence Test . . . . .	3-1	6-43. Troubleshooting . . . . .	6-7
IV REPLACEABLE PARTS . . . . .	4-1	6-44. Diagrams . . . . .	6-7
4-1. Introduction . . . . .	4-1	6-46. Test Equipment Required . . . . .	6-7
4-3. Exchange Assembly . . . . .	4-1	6-48. Recommended Method of Repair . . . . .	6-7
4-5. Replaceable Parts Lists . . . . .	4-1	6-50. Confidence Test Results . . . . .	6-7
4-7. Ordering Information . . . . .	4-1	6-52. Serial I/O Troubleshooting (A3) . . . . .	6-7
4-9. Code List of Manufacturers . . . . .	4-1	6-59. Schematic Notes . . . . .	6-8
4-11. Designators and Abbreviations . . . . .	4-1	6-61. Logic Symbols . . . . .	6-8

## TABLES

<u>Table</u>	<u>Page</u>	<u>Table</u>	<u>Page</u>
1-1. Specifications . . . . .	1-1	4-4. Code List of Manufacturers . . . . .	4-4
2-1. Voltage Levels . . . . .	2-1	4-5. Reference Designators and Abbreviations . . . . .	4-5
4-1. Replaceable Parts, Serial I/O PCA, A3, Options 050/051 . . . . .	4-2	6-1. UART Input and Output Connections . . . . .	6-5
4-2. Replaceable Parts, RS-232-C/CCITT V.24 Rear Panel, Option 050 . . . . .	4-3	6-2. Character Set Location . . . . .	6-7
4-3. Replaceable Parts, RS-423-A Rear Panel, Option 051 . . . . .	4-3	6-3. Optional Character Set ROM Locations . . . . .	6-8

**HP Computer Museum**  
**[www.hpmuseum.net](http://www.hpmuseum.net)**

**For research and education purposes only.**

**ILLUSTRATIONS**

<u>Figure</u>	<u>Page</u>	<u>Figure</u>	<u>Page</u>
2-1. RS-232-C/CCITT V.24 Interface Connections . . . . .	2-2	6-6. Opening the Printer . . . . .	6-6
2-2. RS-423-C Interface Connections . . . . .	2-3	6-7. Confidence Test Flow Chart . . . . .	6-9
3-1. Confidence Test Passed. . . . .	3-2	6-8. Confidence Test Failure . . . . .	6-10
3-2. Confidence Test Failure . . . . .	3-3	6-9. Schematic Diagram Notes . . . . .	6-11
6-1. Internal/External Clock Selection . . . . .	6-2	6-10. ANSI Y32.14 Logic Symbols. . . . .	6-13
6-2. Baud Rate Generator . . . . .	6-2	6-11. Functional Block Diagram Options 050 and 051 . . . . .	6-21
6-3. Standby Switch Debounce Circuit . . . . .	6-3	6-12. Schematic Diagram, Rear Panel PCA, A10, Option 051 (RS-423-A) . . . . .	6-23
6-4. Input and Output Circuits. . . . .	6-4	6-13. Schematic Diagram, Rear Panel PCA, A10 (RS-232C) and Serial I/O PCA, A3, Option 050. . . . .	6-25
6-5. UART Chip Select and Read/Write Timing . . . . .	6-6		



# SECTION I

## GENERAL INFORMATION

### 1-1. INTRODUCTION.

1-2. This Service Manual Supplement applies to Options 050 and 051 for the Model 7310A Graphics Printer, and is a supplement to the 7310A Service Manual, HP Part No. 07310-90000. For easy reference, this supplement is divided into the following sections:

- Section I    General Information
- Section II   Interfacing
- Section III   Performance Test
- Section IV   Replaceable Parts
- Section V    Manual Changes
- Section VI   Service

1-3. Information for interfacing, operating, and programming the Model 7310A with Option 050 or 051 will be found in the Model 7310A User's Manual, HP Part No. 07310-90001, and the Model 7310A Interface Manual, HP Part No. 07310-90002.

1-4. This General Information section contains the specifications for Options 050 and 051, safety considerations, and warranty information.

### 1-5. SPECIFICATIONS.

1-6. Table 1-1 lists the Model 7310A interface specifications that apply to Options 050 and 051.

Table 1-1. Specifications

<p>OPTION 050 - RS-232-C/CCITT V.24 asynchronous serial interface for hardwired connection to remote computer systems and terminal.</p>	
Data Rate:	110 to 19 200 baud and external clock control
Transmission:	Full duplex protocol
Parity:	Odd, even, or none
Data Handshake:	ENQ/ACK, X-ON/X-OFF, and "Printer Busy" signal as selected by rear panel switch
Connector	25-pin female connector
Maximum Cable Length:	15 metres (50 feet)
<p>OPTION 051 - RS-423-A asynchronous serial interface for hardwired connection to remote computer systems and terminal.</p>	
Data Rate:	110 to 19 200 baud and external clock control
Transmission:	Full duplex protocol
Parity:	Odd, even, or none
Data Handshake:	ENQ/ACK, X-ON/X-OFF, and "Printer Busy" signal as selected by rear panel switch
Connector:	37-pin female connector
Maximum Cable Length:	60 metres (200 feet)

**1-7. SAFETY CONSIDERATIONS.**

1-8. Safety information relevant to the service procedure being described is provided in the appropriate sections of the 7310A Service Manual and this Service Manual Supplement. The Model 7310A and both manuals should be reviewed for safety markings and instructions before service work is performed.

**1-9. DESCRIPTION.**

1-10. Options 050 and 051 provide full duplex serial interface instead of the HP-IB interface that is provided in the standard Model 7310A. Option 50 conforms to

EIA Standard RS-232-C and CCITT V.24, and Option 051 conforms to EIA Standard RS-423-A.

**1-11. RECOMMENDED TEST EQUIPMENT.**

1-12. Test equipment needed to service the Model 7310A with Option 050 or 051 is listed in Section I of the Model 7310A Service Manual, HP Part No. 07310-90000.



# SECTION II

## INTERFACING

**2-1. INTRODUCTION.**

2-2. This section describes the interface requirements for Options 050 and 051. The interface rear panels for both options are identical except for the connector. Figure 2-1 lists the interface connections for Option 050 and Figure 2-2 shows Option 051.

**2-3. BAUD RATE SELECTION.**

2-4. The rear panel BAUD RATE switch may be set to select one of eight internally generated baud rates. The rate selected must be the same as the baud rate of the controlling device. The rear panel INTERNAL/EXT CLK switch must be set to INTERNAL in order to select the internally generated baud rates.

**2-5. EXTERNAL CLOCK.**

2-6. When the rear panel INTERNAL/EXT CLK switch is set to EXT CLK, the interface must be controlled by an externally supplied clock signal. The frequency supplied must be 16 times the desired baud rate. Maximum frequency is 307.2 kHz (16 x 19 200 Hz). The clock signal should be TTL compatible, 50% duty cycle. The input circuit is one TTL low power Schottky load.

**2-7. PARITY SELECTION.**

2-8. Parity checking is controlled by two rear panel switches, PRTY OFF/ON and PRTY EVEN/ODD.

**2-9. STANDBY MODE.**

2-10. When the 7310A (Option 050 or 051) is turned on, it automatically enters the "On Line" mode. Pressing the front panel STBY once places it in the "Standby" mode, which stops printing activity. Pressing STBY the second time returns the 7310A to the "On Line" mode.

**2-11. STOP BIT.**

2-12. One stop bit is supplied in all baud rates except 110 baud, when two stop bits are present.

**2-13. INTERFACE CABLE LENGTH AND DATA SIGNAL RATE.**

2-14. Maximum length of the interface cable for Option 050 is 15 meters (50 feet).


2-15. Maximum length of the interface cable for Option 051 is 60 meters (200 feet).

**2-16. VOLTAGE LEVELS.**

2-17. Table 2-1 shows the required voltage levels for data and control circuits for both options.

Table 2-1. Voltage Levels

		RS-232-C/CCITT V.24		RS-423-A	
Voltage Range:		-5V to -15V	+5V to +15V	-4V to -6V	+4V to +6V
Data Circuits:	Binary State	1	0	1	0
	Signal Condition	Mark	Space	Mark	Space
Control Circuits:		Off	On	Off	On




7310-A-97-1

Connector Pin No.*	RS-232-C Circuit	CCITT V.24 Circuit	Description
1	AA	101	Protective Ground
2	BA	103	Transmitted Data
3	BB	104	Received Data
4	CA	105	Request to Send
7	AB	102	Signal Ground (Common Return)
17	DD	115	External Clock (16 x Baud Rate)
19	SCA	120	Secondary Request to Send
20	CD	108.2	Data Terminal Ready

\* Only those pins that are used in the 7310A Option 050 are listed.

Figure 2-1. RS-232-C/CCITT V.24 Interface Connections



7310-A-98-1

Connector Pin No.*	RS-423-A Circuit	Description
1		Shield
4	SD	Send Data
6	RD	Receive Data
7	RS	Request to Send
8	RT	Receive Timing (Ext Clk - 16 x Baud Rate)
12	TR	Terminal Ready
19	SG	Signal Ground
22	SD Ret	** Send Data Return
24	RD Ret	Receive Data Return
25	RS Ret	** Request to Send Return
30	TR Ret	** Terminal Ready Return
37	SC	** Send Common

\* Only those pins that are used in the 7310A Option 051 are listed.  
 \*\* These lines are connected to Signal Ground (pin 19).

Figure 2-2. RS-423-A Interface Connections



## SECTION III

### PERFORMANCE TEST

#### 3-1. INTRODUCTION.

3-2. The Confidence Test checks most of the circuits on the Serial I/O PCA, A3. This test should be run before using the printer and after any service has been performed on the printer.

#### 3-3. CONFIDENCE TEST.

- a. Set the LINE switch to ON.

##### NOTE

If the printer does not contain paper, follow the instructions on the inside of the paper compartment cover to insert a roll of paper.



Before installing a new roll of paper, be sure to remove all the paper that has adhesive on it. Adhesive may cause the paper to stick to the transport path.

- b. Wait until the printer has advanced, cut, and ejected the paper, then press and release the rear panel CONFIDENCE TEST switch.
- c. If the printer passes the test, it should do the following:
  1. After a short pause, print one full row of dots

across the page (appears as a solid line except for small gaps between heads). Print intensity will be less than normal.

2. Advance, cut and eject the paper (about six inches).
  3. Print ROM check sums. Figure 3-1 shows a sample printout.
  4. After another pause, print "Confidence Test Passed" followed by a printout of all the character sets installed in the printer, together with the ROM location (@,@',A,B,C,D), Q Parameter, and ID Code.
  5. Print the settings (1 or 0) of the rear panel FUNCTION and SERIAL switches, and the Character Q Parameter (SW1) and I.D. Code (SW2) switches located on the serial I/O PCA.
  6. Advance, cut, and eject the paper.
- d. If the printer fails the Confidence Test, it may print partial or complete tests results, or it may print nothing, depending upon the area of failure. In some cases, the printer logic may "lock up" in an area and never complete the test. Refer to the Confidence Test flow chart and failure information in Section VI in this manual supplement and in Section VI in the 7310A Service Manual. A sample printout of a Confidence Test failure is shown in Figure 3-2.

```

C3FF ← PROGRAM ROM CHECK SUM TOTAL +5
ECFF ← A2U1
26FF ← A2U2
49FF ← A2U3
01FF ← A2U4
26FF ← A3U17
3CFF ← A3U18
38FF ← A3U26
63FF ← A3U27
33FF ← A3U44
    
```

NOTE: CHECK SUMS ARE HEXADECIMAL

**Confidence Test Passed**

**Default Primary**

OU

!"#\$%&'()\*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNO  
 PQRSTUVWXYZ[\]^\_`abcdefghijklmnopqrstuvwxy{>~

**Default Secondary**

OE

! " # \$ % & ' ( ) \* + , - . / 0 1 2 3 4 5 6 7 8 9 : ; < = > ? @ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z [ \ ] ^ \_ ` a b c d e f g h i j k l m n o p q r s t u v w x y z { | } ~ ¨  
 Å Æ È É Ê Ë Ì Í Î Ï Ñ Ò Ó Ô Õ Ö × Ø Ù Ú Û Ü Ý Þ à á â ã ä å æ ç è é ê ë ì í î ï ð ñ ò ó ô õ ö ÷ ø ù ú û ü ý þ ÿ

**Sets Installed**

**Location 0**

OU

!"#\$%&'()\*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNO  
 PQRSTUVWXYZ[\]^\_`abcdefghijklmnopqrstuvwxy{>~

**Location 3**

3U

!"#\$%&'()\*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNO  
 PQRSTUVWXYZ[\]^\_`abcdefghijklmnopqrstuvwxy{>~

**Location D**

OE

! " # \$ % & ' ( ) \* + , - . / 0 1 2 3 4 5 6 7 8 9 : ; < = > ? @ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z [ \ ] ^ \_ ` a b c d e f g h i j k l m n o p q r s t u v w x y z { | } ~ ¨  
 Å Æ È É Ê Ë Ì Í Î Ï Ñ Ò Ó Ô Õ Ö × Ø Ù Ú Û Ü Ý Þ à á â ã ä å æ ç è é ê ë ì í î ï ð ñ ò ó ô õ ö ÷ ø ù ú û ü ý þ ÿ

**Function**

00000000  
**SERIAL**  
 01000000  
**SW1**  
 00000000  
**SW2**  
 00000101

Figure 3-1. Confidence Test Passed



7310-A-100-1

Figure 3-2. Confidence Test Failure





## SECTION IV

# REPLACEABLE PARTS



### 4-1. INTRODUCTION.

4-2. This section contains information needed to order parts for the Serial I/O option assemblies.

### 4-3. EXCHANGE ASSEMBLY.

4-4. The Serial I/O PCA, A3, used in both Option 050 and 051 is available as an exchange assembly. This factory repaired and tested assembly is available on an exchange basis; therefore, the defective assembly must be returned for credit. The part number of the exchange assembly is 07310-66530.

### 4-5. REPLACEABLE PARTS LISTS.

4-6. Replaceable Parts for the Option 050 and 051 assemblies are listed in Table 4-1 through 4-3. Parts for other assemblies in the printer are listed in Section IV of the 7310A Service Manual.

### 4-7. ORDERING INFORMATION.

4-8. To obtain replacement parts or assemblies, address an order or inquiry to the nearest Hewlett-Packard Sales and Service Office. The order should include the part or assembly number, its description and location, and the printer model and serial number. A list of Sales and Service Offices is located at the rear of this manual.

### 4-9. CODE LIST OF MANUFACTURERS.

4-10. Table 4-4 lists the five-digit code numbers assigned to the manufacturers of parts in Options 050 and 051. These code numbers appear with the parts in Tables 4-1 through 4-3, as an aid for ordering parts directly from the manufacturer.

### 4-11. DESIGNATORS AND ABBREVIATIONS.

4-12. Table 4-5 lists designators and abbreviations used throughout the manual. Abbreviations in the Parts Lists are always capital letters. In other parts of the manual both upper and lower case abbreviations are used.

Table 4-1. Replaceable Parts, Serial I/O PCA, A3, Options 050/051

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A3	07310-60530 07310-66530	2 4	1	PCA, SERIAL I/O, NEW PCA, SERIAL I/O, REBUILT	28480 28480	07310-60530 07310-66530
A3C1	0180-0197	8	3	CAPACITOR-FIXED 2.2 $\mu$ F 20V TA	04200	150D225X9020A2-DYS
A3C2,3	0160-3533	0	2	CAPACITOR-FIXED 470PF 300V MICA	28480	0160-3533
A3C4	0180-0197	8		CAPACITOR-FIXED 2.2 $\mu$ F 20V TA	04200	150D225X9020A2-DYS
A3C5	0180-0228	6	1	CAPACITOR-FIXED 22 $\mu$ F 15V TA	04200	150D225X9015B2-DYS
A3C6	0180-0197	8		CAPACITOR-FIXED 2.2 $\mu$ F 20V TA	04200	150D225X9020A2-DYS
A3C7,30	0160-3847	9	24	CAPACITOR-FIXED .01 $\mu$ F	04200	292CX7R153M050C
A3CR1,2	1901-0050	3	2	DIODE - SW 80V 200MA	02237	FDH 6308
A3J1	1251-6085	7	1	CONNECTOR, 40 PIN M	02312	SS-800-576
A3R1-4	0698-3449	6	4	RESISTOR-FIXED 28.7K 1% .12W F	02273	CEA 993
A3R5	0757-0280	3	1	RESISTOR-FIXED 1K 1% .12W F	02273	CEA-993
A3R6	0698-0090	7	1	RESISTOR-FIXED 464 1% .5W F	02273	CEC-993
A3R7,8	0757-0449	6	2	RESISTOR-FIXED 20K 1% .12W F	02273	CEA-T-O
A3R9	0757-1090	5	1	RESISTOR-FIXED 261 1% .5W F	02273	CEC-993
A3RN1-7	1810-0279	5	7	R NETWORK 4.7K 2% X 9	01607	210A472
A3S1,2	3101-2303	9	2	SWITCH-DIP 7 RKR	04990	76S807S
A3U1	1820-2198	2	1	IC-TTL S DUAL LINE RCVR	02237	9637ATC
A3U2	1820-2096	9	2	IC-TTL LS DUAL BIN CNTR	01698	SN74LS393N
A3U3	1820-1217	4	1	IC-MUX TTL LS	02910	SN74LS151N
A3U4	1820-1205	0	1	IC-GATE TTL LS AND DUAL 4-IN	02910	SN74LS21N
A3U5	1820-1208	3	2	IC-GATE TTL LS OR QUAD 2-IN	02910	SN74LS32N
A3U6	1820-1199	1	3	IC-INV TTL HEX LS	02910	SN74LS04N
A3U7	1820-1201	6	1	IC-GATE TTL LS AND QUAD 2-IN	02910	SN74LS08N
A3U8	1820-1216	3	2	IC-DCDR TTL LS	02910	SN74LS138N
A3U9,10	1820-1918	2	9	IC-TTL LS OCTAL LINE DRVR	01698	SN74LS241N
A3U11	1820-1416	5	1	IC-INV HEX TTL LS	01698	SN74LS14N
A3U12,13	1820-1430	3	2	IC-TTL LS 8IN CNTR	01698	SN74LS161AN
A3U14	1820-0471	0	1	IC-INV TTL HEX	02910	7406N
A3U15	1820-1195	7	1	IC-FF TTL LS	02910	SN74LS175N
A3U16	1820-1207	2	1	IC-GATE NAND TTL LS 8-IN	02910	SN74LS30N
A3U17	1818-1523	3	1	IC-ROM	28480	1818-1523
A3U18	1818-1522	1	1	IC-ROM	28480	1818-1522
A3U19,20	1820-1918	2		IC-TTL LS OCTAL LINE DRVR	01698	SN74LS241N
A3U21	1820-1199	1		IC-INV TTL HEX LS	02910	SN74LS04N
A3U22	1820-1197	9	1	IC-GATE TTL LS	02910	SN74LS00N
A3U23	1820-1112	8	2	IC-FF TTL LS	02910	SN74LS74AN
A3U24	1820-1918	2		IC-TTL LS OCTAL LINE DRVR	01698	SN74LS241N
A3U25	1820-1216	3		IC-DCDR TTL LS	02910	SN74LS138N
A3U26	1818-1306	7	1	IC-ROM USASCII FIXED SPACE	28480	1818-1306
A3U27	1818-1524	5	1	IC-ROM USASCII PROPORTIONAL SPACE	28480	1818-1524
A3U28	1820-2117	5	2	IC-TTL DUAL LINE DRVR	02237	9636ATC
A3U29	1820-1199	1		IC-INV TTL HEX LS	02910	SN74LS04N
A3U30	1820-1244	7	1	IC-DATA SEL TTL LS	01698	SN74LS153N
A3U31	1820-2096	9		IC-TTL LS DUAL BIN CNTR	01698	SN74LS393N
A3U32	1820-1208	3		IC-GATE OR TTL LS QUAD 2-IN	02910	SN74LS32N
A3U33,34	1820-1918	2		IC-TTL LS OCTAL LINE DRVR	01698	SN74LS241N
A3U35	1818-1309	0	1	IC-ROM LINE DRAW	28480	1818-1309
A3U36	1818-1310	3	1	IC-ROM MATH SYMBOLS	28480	1818-1310
A3U43	1818-1311	4	1	IC-ROM KATAKANA	28480	1818-1311
	1818-1312	5	1	IC-ROM APL	28480	1818-1312
				OPTIONAL CHARACTER SET ROMs		
A3U37	1820-2117	5		IC-TTL DUAL LINE DRVR	02237	9636ATC
A3U38	1820-0990	8		IC-DTL RCVR QUAD NAND	02037	MC1489AL
A3U39	1820-1918	2	1	IC-TTL LS OCTAL LINE DRVR	01698	SN74LS241N
A3U40	1820-1112	8		IC-FF TTL LS	02910	SN74LS74AN
A3U41	1820-2295	3	1	IC-PROG COM INTERFACE	03811	D8251A
A3U42	1820-1918	2		IC-TTL LS OCTAL LINE DRVR	01698	SN74LS241N
A3U44	1818-1308	9	1	IC-ROM ROMAN EXTENSIONS	28480	1818-1308
A3XU17,18,26,27,35, 36,43,44	1200-0541	1	8	SOCKET-IC 24 PIN DIP	02414	D1L824P-108
A3XU41	1200-0567	1	1	SOCKET-IC 28 PIN DIP	02414	D1LB28P-108
	07310-60670	1	1	FRONT PANEL ASSY	28480	07310-60670

Table 4-2. Replaceable Parts, RS-232-C/CCITT V.24 Rear Panel, Option 050

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A10	07310-60620	1	1	PCA-REAR PANEL RS-232-C	28480	07310-60620
A10C1	0160-3847	9	1	CAPACITOR-FIXED .01μF 50V CER	02798	CAC02X7R153M050A
A10C2	0180-0228	6	1	CAPACITOR-FIXED 22μF 15V TA	04200	150D226X901582-DYS
A10J1	1251-4946	5	1	CONNECTOR - 25 PIN F	04486	D8-25SV
A10S1,2	3101-1856	5	2	SWITCH - 8 DIP SLIDE	02484	11P-1434
A10S3	3101-0451	4	1	SWITCH - PUSHBUTTON SPST	02392	8631QCE
A10S4	3100-3446	1	1	SWITCH - ROTARY 8 POS. BCD	01380	1-435174-2
A10W1	07310-60120	6	1	CABLE ASSY	28480	07310-60120
	07310-00023	2	1	REAR PANEL RS-232-C/CCITT V.24	28480	07310-00023

Table 4-3. Replaceable Parts, RS-423-A Rear Panel, Option 051

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A10	07310-60625	6	1	PCA-REAR PANEL RS-423-A	28480	07310-60625
A10C1	0160-3847	9	1	CAPACITOR-FIXED .01μF 50V CER	02798	CAC02X7R153M050A
A10C2	0180-0228	6	1	CAPACITOR-FIXED 22μF 15V TA	04200	150D226X901582-DYS
A10J1	1251-6074	4	1	CONNECTOR - 37 PIN F	04486	DC37SV
A10S1,2	3101-1856	5	2	SWITCH - 8 DIP SLIDE	02484	11P-1434
A10S3	3101-0451	4	1	SWITCH-PUSHBUTTON SPST	02392	8631QCE
A10S4	3100-3446	1	1	SWITCH-ROTARY 8 POS. BCD	01380	1-435174-2
A10W1	07310-60120	6	1	CABLE ASSY	28480	07310-60120
	07310-00036	7	1	REAR PANEL RS-423-A	28480	07310-00036

Table 4-4. Code List of Manufacturers

Mfr. No.	Manufacturer Name	Address	Zip Code
01380	Amp, Inc.	Harrisburg, PA	17105
01607	Allen-Bradley Co.	Milwaukee, WI	53204
01698	Texas Instruments Semiconductor Components Div.	Dallas, TX	75222
02037	Motorola Semiconductor Products	Phoenix, AZ	85008
02237	Fairchild Semiconductor Div.	Mountain View, CA	94042
02273	TRW Inc. Burlington Div.	Burlington, IA	52601
02312	Spectra-Strip Corp.	Garden Grove, CA	92642
02414	Burndy Corp.	Norwalk, CT	06852
02484	CTS Keene, Inc.	Paso Robles, CA	93446
02798	Corning Glass Works Components Div.	Raleigh, NC	27604
02910	Signetics Corp.	Sunnyvale, CA	94086
03811	Intel Corp.	Mountain View, CA	95051
04200	Sprague Electric Co.	N. Adams, MA	01247
04486	ITT Cannon Electric	Santa Ana, CA	92072
04990	Grayhill, Inc.	La Grange, IL	60525
28480	Hewlett-Packard Co.	Palo Alto, CA	94304

Table 4-5. Reference Designators and Abbreviations

REFERENCE DESIGNATIONS		
A . . . . . assembly	F . . . . . fuse	P . . . . . electrical connector
B . . . . . fan; motor	FL . . . . . filter	(movable portion);
C . . . . . capacitor	H . . . . . hardware	plug
CR . . . . . diode; diode	J . . . . . electrical connector	Q . . . . . transistor; SCR;
thyristor; varactor	(stationary portion);	triode thyristor
DS . . . . . annunciator;	jack	R . . . . . resistor
signaling device	K . . . . . relay	RN . . . . . resistor network
(audible or visual);	L . . . . . coil; inductor	S . . . . . switch
lamp; LED	M . . . . . meter	T . . . . . transformer
E . . . . . miscellaneous	MP . . . . . miscellaneous	TB . . . . . terminal board
electrical part	mechanical part	TP . . . . . test point
		U . . . . . integrated circuit;
		microcircuit
		VR . . . . . breakdown diode;
		voltage regulator
		W . . . . . cable;
		transmission path;
		wire
		X . . . . . socket
		Y . . . . . crystal unit
		(piezoelectric
		or quarts)
ABBREVIATIONS		
A . . . . . ampere	DR . . . . . drive	kHz . . . . . kilohertz
ac . . . . . alternating current	DTL . . . . . diode transistor	k $\Omega$ . . . . . kilohm
ADJ . . . . . adjustment	logic	kV . . . . . kilovolt
A/D . . . . . analog-to-digital	DVM . . . . . digital voltmeter	lb . . . . . pound
AL . . . . . aluminum	ECL . . . . . emitter coupled	LC . . . . . inductance-
AMPL . . . . . amplifier	logic	capacitance
ASSY . . . . . assembly	ELECT . . . . . electrolytic	LED . . . . . light-emitting
AUX . . . . . auxiliary	EN . . . . . enable	diode
avg . . . . . average	ENCAP . . . . . encapsulated	LG . . . . . long
AWG . . . . . American wire	EXT . . . . . external	LH . . . . . left hand
gauge	F . . . . . farad	LIM . . . . . limit
BAL . . . . . balance	FET . . . . . field-effect	LIN . . . . . linear taper
BCD . . . . . binary coded	transistor	(used in parts list)
decimal	F/F . . . . . flip-flop	lin . . . . . linear
BKDN . . . . . breakdown	FH . . . . . flat-head	LK WASH . . . . . lock washer
CAL . . . . . calibrate	FIL H . . . . . fillister head	LOG . . . . . logarithmic taper
ccw . . . . . counter-clockwise	FP . . . . . front panel	(used in parts list)
CER . . . . . CERAMIC	FREQ . . . . . frequency	log . . . . . logarithm(ic)
CHAN . . . . . channel	FXD . . . . . fixed	LPF . . . . . low pass filter
cm . . . . . centimetre	g . . . . . gram	LSB . . . . . least significant bit
COAX . . . . . coaxial	GE . . . . . germanium	LV . . . . . low voltage
COEF . . . . . coefficient	GHz . . . . . gigahertz	m . . . . . metre (distance)
COM . . . . . common	GL . . . . . glass	mA . . . . . milliampere
COMP . . . . . composition	GRD . . . . . ground(ed)	MAX . . . . . maximum
CONN . . . . . connector	H . . . . . henry	m $\Omega$ . . . . . megohm
COS . . . . . cosine	h . . . . . hour	MEG . . . . . meg (10 <sup>6</sup> )
CP . . . . . cadmium plate	HEX . . . . . hexagonal	(used in parts list)
cw . . . . . clockwise	HD . . . . . head	MET FLM . . . . . metal film
D/A . . . . . digital-to-analog	HDW . . . . . hardware	MET OX . . . . . metallic oxide
dc . . . . . direct current	HP . . . . . Hewlett-Packard	MFR . . . . . manufacturer
deg . . . . . degree (temperature	HPF . . . . . high pass filter	mg . . . . . milligram
interval or difference)	HR . . . . . hour	MHz . . . . . megahertz
. . . . . degree (plane angle)	(used in parts list)	mH . . . . . millihenry
°C . . . . . degree Celsius	HV . . . . . high voltage	MIN . . . . . minimum
(centigrade)	Hz . . . . . Hertz	min . . . . . minute (time)
°F . . . . . degree Fahrenheit	IC . . . . . integrated circuit	. . . . . minute (plane angle)
DET . . . . . detector	ID . . . . . inside diameter	MINAT . . . . . miniature
diam . . . . . diameter	IMPG . . . . . impregnated	mm . . . . . millimetre
DIA . . . . . diameter	in . . . . . inch	MOM . . . . . momentary
(used in parts list)	INCL . . . . . include(s)	MOS . . . . . metal-oxide
DIFF AMPL . . . . . differential	INP . . . . . input	semiconductor
amplifier	INS . . . . . insulation	ms . . . . . millisecond
div . . . . . division	INT . . . . . internal	MSB . . . . . most significant bit
DPDT . . . . . double-pole,	I/O . . . . . input/output	MTG . . . . . mounting
double-throw	kg . . . . . kilogram	mV . . . . . millivolt
		mVdc . . . . . millivolt, dc
		mVpk . . . . . millivolt, peak
		mVp-p . . . . . millivolt,
		peak-to-peak
		mVrms . . . . . millivolt, rms
		mW . . . . . milliwatt
		MUX . . . . . multiplex
		MY . . . . . mylar
		$\mu$ A . . . . . microampere
		$\mu$ F . . . . . microfarad
		$\mu$ H . . . . . microhenry
		$\mu$ s . . . . . microsecond
		$\mu$ V . . . . . microvolt
		$\mu$ Vac . . . . . microvolt, ac
		$\mu$ Vdc . . . . . microvolt, dc
		$\mu$ Vpk . . . . . microvolt, peak
		$\mu$ Vp-p . . . . . microvolt,
		peak-to-peak
		$\mu$ Vrms . . . . . microvolt, rms
		$\mu$ W . . . . . microwatt
		NC . . . . . no connection
		N/C . . . . . normally closed
		NEG . . . . . negative
		NI PL . . . . . nickel plate
		N/O . . . . . normally open
		NOM . . . . . nominal
		NORM . . . . . normal
		NPN . . . . . negative-positive-
		negative
		NPO . . . . . negative-positive-
		zero (zero temperature
		coefficient)
		NRFR . . . . . not recommended
		for field replacement
		NSR . . . . . not separately
		replaceable
		ns . . . . . nanosecond
		OBD . . . . . order by description
		OD . . . . . outside diameter
		OH . . . . . oval head
		OP AMPL . . . . . operational
		amplifier
		OPT . . . . . option
		OSC . . . . . oscillator
NOTE		
All abbreviations in the parts list will be in uppercase.		

Table 4-5. Reference Designators and Abbreviations (Continued)

OX . . . . . oxide	RAM . . . . . random access memory	SE . . . . . selenium	TSTR . . . . . transistor
oz . . . . . ounce	RC . . . . . resistance- capacitance	SECT . . . . . sections	TTL . . . . . transistor- transistor logic
$\Omega$ . . . . . ohm	RECT . . . . . rectifier	SEMICON . . . . . semiconductor	U . . . . . micro ( $10^{-6}$ ) (used in parts list)
P . . . . . peak (used in parts list)	REF . . . . . reference	SI . . . . . silicon	UF . . . . . microfarad (used in parts list)
PC . . . . . printed circuit	REG . . . . . regulated	SIN . . . . . sine	UNREG . . . . . unregulated
PCA . . . . . printed circuit assembly	REPL . . . . . replaceable	SPDT . . . . . single-pole, double-throw	V . . . . . volt
pF . . . . . picofarad	RF . . . . . radio frequency	SPG . . . . . spring	VA . . . . . voltampere
PIV . . . . . peak inverse voltage	RFI . . . . . radio frequency interference	SR . . . . . split ring	Vac . . . . . volts, ac
pk . . . . . peak	RH . . . . . round head; right hand	SPST . . . . . single-pole, single-throw	VAR . . . . . variable
PNP . . . . . positive-negative- positive	RLC . . . . . resistance- inductance-capacitance	SST . . . . . stainless steel	Vdc . . . . . volts, dc
P/O . . . . . part of	rms . . . . . root-mean-square	STL . . . . . steel	VDCW . . . . . volts, dc, working (used in parts list)
POLY . . . . . polystyrene	RND . . . . . round	SQ . . . . . square	Vpk . . . . . volts, peak
PORC . . . . . porcelain	ROM . . . . . read-only memory	SYNC . . . . . synchronize	Vp-p . . . . . volts, peak-to-peak
POS . . . . . positive; position(s) (used in parts list)	RWV . . . . . reverse working voltage	T . . . . . timed (slow-blow fuse)	Vrms . . . . . volts, rms
POSN . . . . . position	s . . . . . second (time)	TA . . . . . tantalum	W . . . . . watt
POT . . . . . potentiometer	” . . . . . second (plane angle)	TC . . . . . temperature compensating	W/ . . . . . with
POZI . . . . . pozidriv	S-B . . . . . slow-blow (fuse) (used in parts list)	TERM . . . . . terminal	WIV . . . . . working inverse voltage
p-p . . . . . peak-to-peak	SCR . . . . . silicon controlled rectifier; screw	TFT . . . . . thin-film transistor	WW . . . . . wirewound
PP . . . . . peak-to-peak (used in parts list)		TGL . . . . . toggle	W/O . . . . . without
PWR . . . . . power		THD . . . . . thread	Z <sub>o</sub> . . . . . character impedance
PWV . . . . . peak working voltage		THRU . . . . . through	
		TI . . . . . titanium	
		TOL . . . . . tolerance	

**NOTE**

All abbreviations in the parts list will be in uppercase.

**MULTIPLIERS**

Abbreviation	Prefix	Multiple
G	giga	10 <sup>9</sup>
M	mega	10 <sup>6</sup>
k	kilo	10 <sup>3</sup>
da	deka	10
d	deci	10 <sup>-1</sup>
c	centi	10 <sup>-2</sup>
m	milli	10 <sup>-3</sup>
$\mu$	micro	10 <sup>-6</sup>
n	nano	10 <sup>-9</sup>
p	pico	10 <sup>-12</sup>
f	femto	10 <sup>-15</sup>
a	atto	10 <sup>-18</sup>

# **SECTION V**

## **MANUAL CHANGES**

This section is reserved for information which adapts the manual to earlier instruments. No such information applies to this manual supplement.





## SECTION VI

### SERVICE

#### 6-1. INTRODUCTION.

6-2. This section contains information needed for repair of the Option 050 and 051 circuits, including:

- Theory of Operation
- Character Set Selection
- Parts Removal and Replacement
- Troubleshooting
- Functional Block Diagram
- Schematic Diagrams
- Component Location Figures

6-3. Service information in this supplement may refer to service information in the 7310A Service Manual, HP Part No. 07310-90000.

6-4. Each connection between the Serial I/O schematic in this supplement and the schematic diagrams in the 7310A Service Manual is identified by a signal connection letter. In addition, a number indicates the service sheet of the origin or destination of the signal connection.

#### 6-5. THEORY OF OPERATION.

6-6. Figure 6-11 is a Functional Block Diagram of the Serial I/O circuits. This diagram replaces the HP-IB portion of the Functional Block Diagram of the standard printer on Service Sheet 1 in the 7310A Service Manual.

6-7. This explanation of circuit operation basically follows the block diagram. More detailed drawings of some circuits are provided with the text. Refer also to the schematic diagram.

6-8. Options 050 and 051 are both asynchronous bit-serial interfaces for hardwired connection to a remote computer system or terminal. Option 050 is compatible with EIA Standard RS-232-C and CCITT V.24 Option 051 is compatible with RS-423-A.

6-9. Timing for the interface operation is provided by an internal Baud Rate Generator or by an External Clock signal. The rear panel INTERNAL/EXT CLK must be set to the position corresponding to the timing method to be used. The external clock frequency must be 16 times the desired baud rate, and the clock input circuit is TTL compatible.

#### 6-10. INTERNAL/EXTERNAL CLOCK SELECTION

6-11. A diagram of the Internal/External Clock Selection circuit is shown in Figure 6-1. In normal operation, the

use of either Internal or External Clock is determined by the setting of the rear panel INTERNAL/EXT CLK switch. U22 is connected in a 2-input multiplexer configuration.

6-12. When the switch is set to the EXT CLK position, U22D is enabled and U22A is disabled. Consequently, the External Clock input is gated through U22B. With the switch in the Internal position, U22A is enabled and U22D is disabled, allowing the INT CLK signal from the Baud Rate Generator to be gated through U22B. The selected baud rate clock signal is synchronized to the 4MHz clock by U23 before being supplied to the UART.

6-13. When a Confidence Test is performed, the TEST signal to U14 is high, disabling U22D and enabling U22A. Consequently, the INT CLK signal is used for the Confidence Test regardless of the position of the rear panel INTERNAL/EXT CLK switch.

6-14. The baud rate clock signal (either external or internal) to the UART must be 16 times the desired baud rate. The internal clock frequencies are provided by the Baud Rate Generator.

#### 6-15. BAUD RATE GENERATOR

6-16. A diagram of the Baud Rate Generator circuits is shown in Figure 6-2. The 4MHz clock signal from the Main Processor PCA, A1, is divided by U13, U2, and U12 to provide frequencies that are approximately 16 times the standard baud rate frequencies marked on the rear panel. These signals are multiplexed in U8, and the desired frequency is selected by the three Baud Rate selection lines (BR1, BR2, BR4) from the rear panel BAUD RATE switch. Schmitt Trigger buffering is used in the baud rate selection lines to provide noise immunity.

#### 6-17. STANDBY CIRCUIT

6-18. Printers with Option 050 or 051 can be placed in the Standby mode by pressing the front panel STBY control. In Standby mode, printing is stopped and the front panel STBY light is on. Pressing the STBY the second time returns the printer to the On Line mode.

6-19. Figure 6-3 is a diagram of the standby switch circuits. Some elimination of switch bounce is provided by an RC network and a Schmitt trigger buffer. To make sure "multiple standby" does not occur, the switch buffer output is sampled only once every 53.2ms. A 1202Hz signal from the Baud Rate Generator is divided by 64 to provide




Figure 6-1. Internal/External Clock Selection




Figure 6-2. Baud Rate Generator




Figure 6-3. Standby Switch Debounce Circuit

the 18.8Hz (53.2ms) sample clock to the D flip-flop sampling circuit, U40B. The output of U40B clocks the high D input into U40A. The Q output of U40A becomes an interrupt signal to the CPU on I/O Processor PCA, A2.

6-20. The  $\overline{\text{INT3}}$  status is assigned to Standby to insure a fast response, since this is the highest priority interrupt used in the printer. INT3 remains low until acknowledged by the CPU, which then clears the latch by sending  $\overline{\text{WR}}$  and  $\overline{\text{PORT 75}}$  through AND gate U5.

#### 6-21. DATA INPUT AND OUTPUT CIRCUITS

6-22. The Serial I/O PCA circuits are designed for use with either RS-232-C/CCITT V.24 or RS-423-A systems. Because signals and data within the 7310A are positive-true TTL levels, inverting amplifiers are used in the input and output circuits to convert the logic and voltage levels. Both the RS-232-C and RS-423-A systems use negative-true logic at the levels shown in Table 2-1.

6-23. The Clear To Send (CTS), Received Data (Input), and Transmitted Data (Output) circuits are shown in Figure 6-4. Also shown is the Multiplexer, U30, which selects the RS-232-C or RS-423-A inputs, and the normal or Confidence Test data paths. The table in Figure 6-4 shows that in normal operation, the lower section of the multiplexer is used to select received data. In test operation, the transmitted data is returned through the multiplexer to the Received Data (RXD) input to the UART. This data is compared to the sent data to determine if circuit operation is correct. The Confidence Test does not check the gate, U32, and the output amplifier, U28, nor does it check the receiver amplifiers, U1 and U38. During a test operation, gate U32 is disabled so the test data is not transmitted.

#### 6-24. UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER

6-25. The 8251A interface IC used in the Serial I/O is capable of both synchronous and asynchronous operation. However, in the 7310A it is used only for asynchronous operation; therefore, in this manual it is referred to as a Universal Asynchronous Receiver/Transmitter, or UART. It receives data characters from the Z80 CPU (on the I/O Processor PCA) in parallel form and converts them into a continuous serial data stream for transmission. Simultaneously, it can receive serial data streams and convert them into parallel data characters for the CPU. Most of the UART functions such as number of stop bits, parity selection, and character length are externally programmable. Table 6-1 describes the UART input and output lines, which are shown on the fold-out schematic diagram.

6-26. Timing circuits for the Read, Write, and Chip Select signals to the UART are shown in Figure 6-5. The Port  $\overline{70-77}$  signal is gated with Address Bit 0 or 1 to produce a  $\overline{70}$  or  $\overline{71}$  Chip Select signal to the UART. The trailing edge of this signal is extended slightly by U23, which is clocked by the 2MHz clock signal. The  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  signals are gated with the  $\overline{\text{CSD}}$  signal to make sure CS to the UART is low before  $\overline{\text{RD}}$  or  $\overline{\text{WR}}$  goes low.

#### 6-27. INPUT/OUTPUT ROMs

6-28. Two Read Only Memory (ROM) ICs contain the fixed routines for handling the exchange of information between the Serial I/O (RS-232-C or RS-423-A) and the 7310A, as well as the exchange between the Serial I/O PCA and the I/O Processor. I/O ROM Chip Select signals (CS4-CS5) are received from the I/O Processor PCA.




Figure 6-4. Input and Output Circuits

6-29. CHARACTER SET ROMs.

6-30. The Character Set ROMs contain the information required for printing text. The number and type of Character Set ROMs present in any 7310A is related to the language capabilities ordered. The chip select signals for these ROMs are decoded on the Serial I/O PCA from Address Bits AB11-15 furnished by the I/O Processor. Information for replacing Character Set ROMs is provided in Section VI of the 7310A Service Manual, supplemented by location and designator information later in this section.

6-31. ROM BUFFERS.

6-32. The I/O and Character Set ROM outputs go through buffers to the Data Bus. The buffer IC is enabled when the chip select input to any ROM is active and the Read signal

from the I/O Processor is active. When the buffer IC is not enabled, its outputs are 3-state.

6-33. CHARACTER SET SWITCHES.

6-34. The default primary and secondary sets are designated by the setting of switches S1 and S2 on the Serial I/O PCA. The selection procedure is given in Section VI of the 7310A Service Manual, supplemented by location and designator information later in this section. Four sections in S1 are the Qualifier (Q) switches, and five sections in S2 are the Identifier (ID) switches. The Identifier is a five-digit binary number corresponding to a letter of the alphabet which is the initial letter of the language selected. The Q parameter selects a particular language from the available languages in the identified group. For example, the Identifier "S" could be Swedish-Finish, Spanish, or Swiss. The Q parameter "O" selects Swedish-Finish, and "1" selects Spanish, etc.

Table 6-1. UART Input and Output Connections

Pin No.	Signal	Description
1,2,5-8,27,28	D0-7	Parallel data bus in or out of the UART. Either a data character or a control word.
12	C/ $\overline{D}$	Control / $\overline{\text{Data}}$ . Informs the UART that the word on the data bus is a data character or a control word.
11	$\overline{\text{CS}}$	$\overline{\text{Chip Select}}$ . Enables the UART to read or write information.
13	$\overline{\text{RD}}$	$\overline{\text{Read}}$ . Processor reads data or command from the UART.
10	$\overline{\text{WR}}$	$\overline{\text{Write}}$ . Processor writes data or command to the UART.
14	RXRDY	Active when UART has received a serial character which is ready to be input to the CPU. In this printer, causes $\overline{\text{INT2}}$ to the CPU.
3	RXD	Receiver Data. Input for serial data from external system.
17	$\overline{\text{CTS}}$	$\overline{\text{Clear to Send}}$ . In the 7310A this input is held low, indicating that it is always clear to send data.
22	$\overline{\text{DSR}}$	$\overline{\text{Data Set Ready}}$ . Functions as the CTS line from an RS-232-C system. CTS (DSR) is not used in an RS-423-A system.
19	TXD	Transmitter Data. Output for serial data to external system.
24	$\overline{\text{DTR}}$	$\overline{\text{Data Terminal Ready}}$ . Handshake line to external system. State can be set under program control.
23	$\overline{\text{RTS}}$	$\overline{\text{Request to Send}}$ . Drives Secondary Request to Send (SCA) handshake line. External RTS line is always active in 7310A.
20	CLK	2MHz Clock for internal UART timing.
9	TXC	Transmitter Clock. } Transmitter and Receiver Baud Rate Clock Input. 16 times the baud rate.
25	RXC	
21	Reset	Inverted Power On Reset from Main Processor PCA, A1.




Figure 6-5. UART Chip Select and Read/Write Timing

**6-35. SWITCH BUFFERS.**

6-36. Outputs from the Character Set switches and the rear panel Function and Interface switches are buffered by A3U10, 19, 20, and 29 (see Block Diagram and Schematic Diagram). The outputs from these buffers are bussed together into another buffer, A3U33, and from there enter the Data Bus, DB0-7. Decoded Port signals are used to enable each of the four switch buffers, and the fifth buffer (U33) is enabled when any of the other buffers is enabled and the Read ( $\overline{RD}$ ) line is active. Port signals  $\overline{7D}$ ,  $\overline{7E}$ , and  $\overline{7F}$  from the I/O Processor PCA are used to enable three of the buffers. The Port  $\overline{70-77}$  signal, also from the I/O Processor, is broken down by Address Bits 0-2 into Port  $\overline{74}$ ,  $\overline{75}$ , etc., to enable other ICs. This is done by A3U4, 8 and 32.

**6-37. OPENING THE PRINTER.**

6-38. To open the printer, proceed as follows:

**WARNING**

The following service procedures should be performed only by service-trained personnel who are aware of the electrical shock hazards involved.

- Set the LINE switch to OFF and disconnect the ac line cord.
- Remove the screws in the rear panel indicated in Figure 6-6.





Figure 6-6. Opening the Printer

- Lift the rear edge of the top cover about five centimetres (two inches) and slide the cover forward slightly to release from the bottom cover.

**NOTE**

Before replacing the top cover, make sure the test switches near the top center of A1 are set as shown below. When replacing the cover, be careful not to change the switch setting.



- d. When replacing the top cover, make sure that the front edge of the top cover is inserted under the lip on the bottom cover.

**6-39. CHARACTER SET DESIGNATION AND SELECTION.**

6-40. Either Option 050 or 051 contains the same standard character sets as the standard Model 7310A, and is capable of accepting the same optional sets. Consequently, the Character Set Designation and Selection information in the 7310A Service Manual applies to both Option 050 and 051. The only differences are the ROM designators and the physical locations of the PCA. The ROM slot locations and designators are listed in Table 6-2. The Confidence Test prints the location code for each character set installed. For physical location, refer to the component location figure accompanying the schematic diagram. The standard sets are USASCII fixed space (U26), USASCII proportional space (U27), and Roman Extension (U44). These ROMs should always be in the same location in either Option 050 or 051. Table 6-3 shows the correct locations for optional Character Set ROMs.

Table 6-2. Character Set Location

A3S1 CBA	Location Code	Physical Location on Serial I/O PCA
000	@/@'	U26, U27
001	A	U35
010	B	U36
011	C	U43
100	D	U44

**6-41. PARTS REMOVAL AND REPLACEMENT.**

6-42. To remove and replace the Serial I/O PCA, A3, and the Rear Panel Assembly, A10, for either Option 050 or 051, use the procedures in the 7310A Service Manual for A3 and A10.

**6-43. TROUBLESHOOTING.**

6-44. DIAGRAMS.

6-45. A functional Block Diagram and a Schematic Diagram of the Serial I/O Circuits are on fold-out pages at the rear of this manual. The Block Diagram includes only the Option 050/051 Serial I/O circuit blocks and replaces the HP-IB I/O circuits included in the Functional Block Diagram in the 7310A Service Manual. The RS-232-C Rear Panel PCA is shown on the last fold-out page with the Serial I/O PCA. The RS-423-A Rear Panel PCA is shown on the preceding fold-out page, which may be folded out to cover the RS-232-C portion of the complete schematic.

6-46. TEST EQUIPMENT REQUIRED.

6-47. Test equipment needed to service the Serial I/O circuits is included in the table of Recommended Test Equipment in Section I of the 7310A Service Manual.

6-48. RECOMMENDED METHOD OF REPAIR.

6-49. Because of the complexity of the digital and logic circuits, repair by printed circuit assembly (PCA) replacement is recommended if at all possible. PCA substitution may also be used for troubleshooting in some cases.

6-50. CONFIDENCE TEST RESULTS.

6-51. The Confidence Test flow chart for Options 050 and 051 is shown in Figure 6-7. Certain failures in the Serial I/O PCA circuits (A3) may be indicated by the Confidence Test printout. For example, a five-dot code at the top of the test indicates that the circuits failed to complete the test within a set time limit. A six-dot code indicates that the "received" test data did not match the "transmitted" data. Each ROM check sum at the top of the test must end in "FF". (Check sums are four-digit hexadecimal numbers.) Any other character in the last two digits indicates a probable failure in the ROM. Figure 6-8 shows a Confidence Test indicating a failure on the Serial I/O PCA.

6-52. SERIAL I/O TROUBLESHOOTING (A3).

6-52. The 4MHz clock signal input to A3 may be checked at U39 pins 4 and 16. The 4MHz clock is the input to the Baud Rate Generator.

6-54. The 2MHz clock signal input to A3 may be checked at U39 pins 13 and 7. The 2MHz clock is the UART clock signal.

6-55. The  $\overline{\text{Reset}}$  signal is used only to reset the UART at power turn-on. It may be checked at U39 pins 2 and 18, and U29 pins 5 and 6.

Table 6-3. Optional Character Set ROM Locations

Option	Character Set	Q/ID Code	ROM HP Part No.	Slot Location		
				A(U35)	B(U36)	C(U43)
008	Katakana	1K	1818-1311 (T-54853)	*		
010	Math Symbols	ØM	1818-1310 (T-54852)			*
011	Line Draw	ØL	1818-1309 (T-54851)		*	
009	APL	ØP	1818-1312 (T-54854)	*	X	
010	Math Symbols	ØM	1818-1310 (T-54852)			*
011	Line Draw	ØL	1818-1309 (T-54851)			*
010	Math Symbols	ØM	1818-1310 (T-54852)	*		
011	Line Draw	ØL	1818-1309 (T-54851)		*	

6-56. Figure 6-2 shows the approximate frequencies that should be present at various points within the Baud Rate Generator. These frequencies may be checked with an oscilloscope or an electronic counter.

6-57. The INT3 signal at U40 pin 6 can be observed (on an oscilloscope or with a logic probe) when the front panel STBY control is pressed.

6-58. A logic probe may be used to determine the presence of various chip select, enable, read, and write signals.


#### 6-59. SCHEMATIC NOTES.

6-60. Symbols and notations commonly used on schematic diagrams are shown in Figure 6-9.

#### 6-61. LOGIC SYMBOLS.

6-62. Logic symbols for integrated circuits used in Options 050 and 051 are shown in Figure 6-10.






NOTES:

1. ONE DOT INDICATES A RAM FAILURE (A2U6,8).
2. PRINTOUT OF FIVE DOTS INDICATES A FAILURE OF THE SERIAL INTERFACE CIRCUITS TO COMPLETE THE TEST WITHIN A SET TIME LIMIT. PRINTOUT OF SIX DOTS INDICATES A TEST DATA SEND/RECEIVE ERROR.
3. PRINTOUT IS HEXADECIMAL SUM OF ALL PROGRAM ROMS PLUS FIVE, THEN CHECK SUM OF EACH ROM. LAST TWO DIGITS OF EACH SUM MUST BE FF.
4. LAST TWO DIGITS OF EACH HEXADECIMAL SUM MUST BE FF. PRINTOUT FOLLOWS THE SEQUENCE: U29, U30, U33, U34, U35, U19. PRINTOUT INCLUDES ONLY THOSE ROM LOCATIONS WITH ROMS INSTALLED (NOTHING IS PRINTED FOR A VACANT ROM LOCATION). FOR EXAMPLE, THE STANDARD CHARACTER ROM COMPLEMENT INCLUDES ONLY U29, U30 AND U19.

7310-A-106-1

Figure 6-7. Confidence Test Flow Chart



**Confidence Test Failure**

**Default Primary**

OU  
 !"#%&'()\*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNO  
 PQRSTUVWXYZ[\]^\_`abcdefghijklmnopqrstuvwxyz{|}~\*~

**Default Secondary**

OE  
 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000  
 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000

**Sets Installed**

**Location ●**

OU  
 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000  
 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000  
 !"#%&'()\*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNO  
 PQRSTUVWXYZ[\]^\_`abcdefghijklmnopqrstuvwxyz{|}~\*~

**Location ●'**

3U  
 !"#%&'()\*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNO  
 PQRSTUVWXYZ[\]^\_`abcdefghijklmnopqrstuvwxyz{|}~\*~

**Location D**

OE  
 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000  
 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000

**Function**

00000000  
**SERIAL**  
 01000000  
**SW1**  
 00000000  
**SW2**  
 00000101

Figure 6-8. Confidence Test Failure

SCHMATIC DIAGRAM NOTES

Resistance in ohms, capacitance in microfarads, inductance in millihenries unless otherwise noted.




Indicates a NOTE on the schematic diagram.




Tool-aided adjustment.




Manual control.



Encloses a front-panel or circuit assembly silkscreened designator.



Encloses a rear-panel silkscreened designator.



Circuit assembly borderline.




Other assembly borderline. Also used to indicate mechanical interconnection (ganging) and RF shielding.



Heavy line with arrows indicates path and direction of main signal.



Heavy dashed line with arrows indicates path and direction of main feedback.



Indicates cable run with seven lines.



Wiper moves toward CW with clockwise rotation of control (as viewed from shaft or knob).



Numbered Test point. Measurement aid (metal post, circuit pad, etc.) provided.




Lettered Test point. No measurement aid provided.



Encloses wire color code. Code used is the same as the resistor color code. First number identifies the base color, second number identifies the wider stripe, third number identifies the narrower stripe (e.g., (947) denotes white base, yellow wide stripe, violet narrow stripe).



A direct conducting connection to the earth, or a conducting connection to a structure that has a similar function (e.g., the frame of an air, sea, or land vehicle).















A conducting connection to a chassis or frame.



Common connections. All like-designated points are connected. When accompanied by a letter, indicates the type common (i.e., A = Analog, D = Digital, F = Floating).













Figure 6-9. Schematic Diagram Notes (Sheet 1 of 2)

## SCHEMATIC DIAGRAM NOTES (Continued)

	Light Emitting Diode (LED).
	Cable and circuit assembly connectors.
	Circuit assembly square-pin connectors.
	Operational Amplifier (integrated circuit).
	Voltage regulator (breakdown diode).
	Denotes Field Effect transistor (FET) with N-type base.
	Denotes FET with P-type base.
	Denotes Silicon Controlled Rectifier (SCR).
	Denotes spring-loaded switch.
	Identifies service sheet for quick reference.
	Signal line identification.
	Combined service sheet and signal line identification.

1-A-2-1

Figure 6-9. Schematic Diagram Notes (Sheet 2 of 2)

INDICATOR SYMBOLS		
 <b>HIGH LEVEL SENSITIVE</b>	 <b>ACTIVE PERIOD</b>	<p>ACTIVE HIGH inputs and outputs are indicated by the absence of the polarity indicator (<math>\Delta</math>) or negation symbol (<math>\circ</math>).</p>
 <b>LOW LEVEL SENSITIVE</b>	 <b>ACTIVE PERIOD</b>	<p>ACTIVE LOW inputs and outputs are indicated by the presence of the polarity indicator (<math>\Delta</math>) or negation symbol (<math>\circ</math>).</p>
 <b>LOW TO HIGH EDGE SENSITIVE</b>	 <b>ACTIVE PERIOD</b>	<p>EDGE SENSITIVE (Dynamic) inputs are indicated by the presence of the dynamic indicator symbol (<math>\triangleright</math>).</p>
 <b>HIGH TO LOW EDGE SENSITIVE</b>	 <b>ACTIVE PERIOD</b>	
<p>OUTPUT DELAY</p> 		<p>The output changes state only after the referenced input (m) returns to its inactive state. (m is replaced by appropriate dependency symbol.)</p>
<p>INHIBIT INPUT</p> 		<p>An active high state input prevents the output of that element from being active.</p>
<p>INHIBIT INPUT</p> 		<p>An active low state input prevents the output of that element from being active.</p>
<p>OPEN COLLECTOR OR EMITTER OUTPUT</p> 		<p>This output requires some external components to achieve logic state.</p>



1-A-3-1

Figure 6-10. ANSI Y32.14 Logic Symbols (Page 1 of 7)

INDICATOR SYMBOLS (Continued)



SCHMITT TRIGGER



AND GATE WITH HYSTERESIS

Schmitt Trigger— indicates that hysteresis exists in the device.

Dependency Notation



The input that controls or gates other inputs is labeled with a "C" or a "G", followed by an identifying number. The controlled or gated input or output is labeled with the same number. In this example, "1" is controlled by "G1".



When the controlled or gated input or output already has a functional label (X is used here), that label will be prefixed or subscripted by the identifying number.





If a particular device has only one gating or control input then the identifying number may be eliminated and the relationship shown with a subscript.














If the input or output is affected by more than one gate or control input, then the identifying numbers of each gate or control input will appear in the prefix or subscript, separated by commas. In this example "X" is controlled by "G1" and "G2".



GATE	IEEE STANDARD 91 ANSI Y32.14	TRUTH TABLE	FLIP FLOP	ANSI Y32.14 CONTROL DESIGNATIONS FOR F.F.	DESCRIPTION																																			
AND		<table border="1"> <tr> <td>A</td> <td>B</td> <td>C</td> </tr> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> </tr> </table>	A	B	C	L	L	L	H	H	H	L	H	L	H	L	L	R-S		<table border="1"> <tr> <td>R</td> <td>S</td> <td>Q</td> <td><math>\bar{Q}</math></td> </tr> <tr> <td>L</td> <td>L</td> <td>N/C</td> <td>N/C</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td colspan="2">undetermined</td> </tr> </table>	R	S	Q	$\bar{Q}$	L	L	N/C	N/C	L	H	H	L	H	L	L	H	H	H	undetermined	
A	B	C																																						
L	L	L																																						
H	H	H																																						
L	H	L																																						
H	L	L																																						
R	S	Q	$\bar{Q}$																																					
L	L	N/C	N/C																																					
L	H	H	L																																					
H	L	L	H																																					
H	H	undetermined																																						

1-A-4-1

Figure 6-10. ANSI Y32.14 Logic Symbols (Page 2 of 7)


INDICATOR SYMBOLS (Continued)																																						
OR		<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> </tbody> </table>	A	B	C	L	L	L	H	H	H	L	H	H	H	L	H	 <p>Toggles with every clock pulse</p>																				
A	B	C																																				
L	L	L																																				
H	H	H																																				
L	H	H																																				
H	L	H																																				
NAND		<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> </tbody> </table>	A	B	C	L	L	H	H	H	L	L	H	H	H	L	H	 <p>Data output follows data input. Input is gated by C.</p>																				
A	B	C																																				
L	L	H																																				
H	H	L																																				
L	H	H																																				
H	L	H																																				
NOR		<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> </tr> </tbody> </table>	A	B	C	L	L	H	H	H	L	L	H	L	H	L	L	 <table border="1"> <thead> <tr> <th>J</th> <th>K</th> <th>Q</th> <th>Q̄</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>N/C</td> <td>N/C</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td colspan="2">toggles</td> </tr> </tbody> </table>	J	K	Q	Q̄	L	L	N/C	N/C	L	H	L	H	H	L	H	L	H	H	toggles	
A	B	C																																				
L	L	H																																				
H	H	L																																				
L	H	L																																				
H	L	L																																				
J	K	Q	Q̄																																			
L	L	N/C	N/C																																			
L	H	L	H																																			
H	L	H	L																																			
H	H	toggles																																				
XOR		<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> </tbody> </table>	A	B	C	L	L	L	H	H	L	L	H	H	H	L	H																					
A	B	C																																				
L	L	L																																				
H	H	L																																				
L	H	H																																				
H	L	H																																				
BUF-FER		<table border="1"> <thead> <tr> <th>A</th> <th>B</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> </tr> </tbody> </table>	A	B	1	1	0	0	 <p>J and K inputs are gated by G.</p>																													
A	B																																					
1	1																																					
0	0																																					
INVERT-ER		<table border="1"> <thead> <tr> <th>A</th> <th>B</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> </tr> </tbody> </table>	A	B	1	0	0	1	 <p>This output is dependent upon negative going edge of the signal.</p>																													
A	B																																					
1	0																																					
0	1																																					

S Set input – when active causes the flip-flop to set (Asynchronous)  
 R Reset input – when active causes the flip-flop to reset (Asynchronous)  
 N/C No Change


1-A-5-1

Figure 6-10. ANSI Y32.14 Logic Symbols (Page 3 of 7)

INDICATOR SYMBOLS (Continued)



The Control Block is used to show when common control signals are applied to a group of mechanically connected, but functionally separate units.



Register control block used to illustrate a quad D-type latch. There is a common active-low reset (R), and a common edge-triggered control input (C). Since there is only one dependency relationship, the controlling input is not numbered and the controlled functions (D) are subscripted with a C.

1-A-6-1

Figure 6-10. ANSI Y32.14 Logic Symbols (Page 4 of 7)








Figure 6-10. ANSI Y32.14 Logic Symbols (Page 5 of 7)



This IC contains two separate binary counters, as indicated by the two numbers at each signal pin. The control block shows the following common inputs:


- + : Count up by 1 on high to low transition.
- R : High level resets all outputs to 0.



The control block shows the following common inputs:

- C1 : Low input loads all four flip-flops in parallel.
- & : Both inputs must be high to enable counting.
- R : Low input resets all outputs to 0.
- + : Count up by one on low to high transition.


The = 15, +1 output goes high for the duration of approximately one clock cycle when the count reaches 15.



Outputs are enabled when all three gate inputs are active. Output selected by the address is low. All other outputs are high.

1-A-16-1

Figure 6-10. ANSI Y32.14 Logic Symbols (Page 6 of 7)



1-A-19-1

Figure 6-10. ANSI Y32.14 Logic Symbols (Page 7 of 7)







Figure 6-11. Functional Block Diagram, Options 050 and 051

A3 SERIAL I/O PCA  
(OPTION 050/051)

A10 REAR PANEL PCA  
(OPTION 050, RS-232-C;  
OPTION 051, RS-423-A)








Figure 6-12. Schematic Diagram, Rear Panel PCA, A10, Option 051 (RS-423-A)



A10 (OPTION 051)  
07310-60625



7310-A-107-1







Figure 6-13. Schematic Diagram, Rear Panel PCA, A10 (RS-232-C) and Serial I/O PCA, A3, Option 050



- 3 G FROM I/O PROCESSOR
- 4 G FROM I/O PROCESSOR
- 3 B TO I/O PROCESSOR
- 3 K FROM I/O PROCESSOR
- 3 K FROM I/O PROCESSOR
- 3 K FROM I/O PROCESSOR

- 3 F DATA BUS TO I/O PROCESSOR

- 3 0 WAIT TO I/O PROCESSOR PCA

- 3 G FROM I/O PROCESSOR

- 3 0 FROM I/O PROCESSOR


- 3 0 ADDRESS BUS FROM I/O PROCESSOR


- 3 G FROM I/O PROCESSOR PC


- 3 G FROM I/O PROCESSOR


- 4 FROM I/O PROCESSOR

- US/A4 TO PRC
- EJECT TO PRC
- AUTO PAGE TO PRC
- CONFIDENCE TEST TO PRC













**BAUD RATE**

110, 150, 300, 1200, 2400, 4800, 9600, 19200


**REAR VIEW**

BAUD RATE	SWITCH OUTPUTS
	BR1 BR2 BR4
110	1 1 1
150	0 1 1
300	1 0 1
1200	0 0 1
2400	1 1 0
4800	0 1 0
9600	1 0 0
19200	0 0 0





A10 (OPTION 050)  
07310-60620



A3 (OPTION 050/051)  
07310-60530

